## 12. The TMS 34010 Instruction Set

## This section contains the TMS34010 instruction set (in alphabetical order). Related subjects, such as addressing modes, are presented first.

Section Page
12.1 Symbols and Abbreviations ..... 12-2
12.2 Addressing Modes ..... 12-3
12.3 Move Instructions Summary ..... 12-8
12.4 PIXBLT Instructions Summary ..... 12-14
12.5 PIXT Instructions Summary ..... 12-14

- TMS34010 Instruction Set Summary ..... 12-15
- Example Instruction ..... 12-21


### 12.1 Symbols and Abbreviations

The symbols and abbreviations in Table 12-1 are used in the addressing modes discussion, the instruction set summary, and in the individual instruction descriptions.

Table 12-1. TMS34010 Instruction Set Symbol and Abbreviation Definitions

| Symbol | Definition | Symbol | Definition |
| :---: | :---: | :---: | :---: |
| Register File A | Registers A0-A14, including SP | Register File B | Registers B0-B14, including SP |
| Rs | Source register | Rd | Destination register |
| RsX | X half of source register | RsY | $Y$ half of source register |
| RdX | X half of destination register | RdY | $Y$ half of destination register |
| An | Register $n$ in register file A | Bn | Register $n$ in register file $B$ |
| PC | Program counter | PC' | PC prime. Specifies the PC of the next instruction (PC + instruction length) |
| ST | Status register | N | Status sign bit |
| C | Status carry bit | Z | Status zero bit |
| V | Status overflow bit | IE | Global interrupt enable bit |
| SP | Stack pointer | TOS | Top of stack |
| SAddress | Source address | DAddress | Destination address |
| MSW | Most significant word | LSW | Least significant word |
| LSB | Least significant bit | MSB | Most significant bit |
| > | Hexadecimal number | K | 5-bit constant |
| IW | 16-bit immediate value | IL | 32-bit immediate value |
| W | 16-bit immediate value | L | 32-bit immediate value |
| F | Field select. $\mathrm{F}=0$ selects FSO, FEO in the status register, $\mathbf{F}=\mathbf{1}$ selects FS1, FE1 | R | Register file select. Indicates which register file ( $A$ or $B$ ) the operand registers are in. $R=0$ specifies register file $A, R=1$ specifies register file $B$ |
| ( ) | in instruction syntax, contents of. For example, (Rd) specifies the contents of the destination register | : | Concatenation. For example, Rd:Rd + 1 means the concatenation of one register and the next into a 64 -bit value, as in $\mathrm{A} 0: \mathrm{A} 1$ |
| $\rightarrow$ | Becomes the contents of | $\sim$ | 1 's complement |
| 11 | Absolute value | [] | Optional parameter |
| * | Indirect addressing | @ | Absolute addressing |
| <text> | In instruction syntax, indicates a "fill in the blank" - substitute an actual value, address, or register for the text enclosed in the angle brackets. For example, substitute an actual source register for <Rs>; substitute an actual destination address for <DAddress>. |  |  |

### 12.2 Addressing Modes

The TMS34010 supports a variety of addressing modes. Most instructions use only one addressing mode; however, the MOVB, MOVE, and PIXT instructions each support several addressing modes. The following subsections describe the TMS34010 addressing modes.

### 12.2.1 Immediate Addressing

In this addressing mode, the source operand may be one of the following:

- A 16-bit immediate value (designated as IW)
- A 32-bit immediate value (designated as IL)
- A constant (designated as K )

Figure 12-1 shows an example of the MOVI 〈IL〉, <Rd> instruction. A 32-bit immediate value, $>$ FCOO, is loaded into the destination register, A3.


Figure 12-1. Immediate Addressing Mode

### 12.2.2 Indirect $X Y$

A source operand or a destination operand can be specified using this addressing mode.

- ${ }^{*} R s . X Y$ - The register contains the $X Y$ address of the data.
- *Rd.XY - The register contains the XY address where the data will be moved.


### 12.2.3 Absolute Addressing

A source operand or a destination operand can be specified as an absolute address.

- @SAddress - The specified address contains the data.
@DAddress - The data will be moved into the specified address.
Figure 12-2 shows an example of the MOVB @<SAddress>, <Rd> instruction. In this example, the symbol $F A D D R$ represents a memory address; the data at this address are loaded into register A4.


Figure 12-2. Absolute Addressing Mode

### 12.2.4 Register Direct

A source operand or a destination operand can be specified using register direct addressing mode.

- Rs - The source register contains the data.
- $\quad R d$ - The data will be moved into the destination register.

Figure 12-3 shows an example of the MOVE <Rs>, <Rd> instruction. The contents of the source register, A3, are moved into the destination register, B2.


Figure 12－3．Register Direct Addressing Mode

## 12．2．5 Register Indirect

A source operand or a destination operand can be specified using register in－ direct addressing modé．
－＊Rs－The register contains the address of the data．
－＊Rd－The register contains the address where the data will be moved．
Figure 12－4 shows an example of the MOVE 〈Rs＞，＊〈Rd〉，［ $\langle F\rangle$ ］instruction． Register A4 contains the source operand．Register A3 contains an address （represented by the symbol $F A D D R$ ）where the data in A4 will be moved．


Figure 12－4．Register Indirect Addressing Mode

## 12．2．6 Register Indirect with Displacement

A source operand or a destination operand can be specified using this ad－ dressing mode．
－＊Rs（Displacement）－The address of the data is found by adding the re－ gister contents to the signed displacement．
－＊Rd（Displacement）－The data will be moved to the address specified by the sum register contents and the signed displacement．

Figure 12－5 shows an example of the MOVE＜Rs＞，＊＜Rd＞（＜Displacement＞） instruction．Register A4 contains the source operand．Register A3 contains an address（represented by the symbol FADDR ）．The displacement，16，is added to FADDR，to point to the location where the data in A4 will be moved． FSO contains the field size．

Execution Unit
Program Memory


Figure 12－5．Register Indirect with Displacement Addressing Mode

## 12．2．7 Register Indirect with Predecrement

A source operand or a destination operand can be specified using this ad－ dressing mode．
－－＊Rs－The address of the data is found by decrementing the register contents by the field size of the move．
－－＊Rd－The data will stored at the address found by decrementing the register contents by the field size of the move．

Figure 12－6 shows an example of the MOVE 〈Rs〉，＊－〈Rd〉 instruction．Reg－ ister A4 contains the source operand．Register A3 contains an address（re－ presented by the symbol FADDR ）．This address is decremented by the field size of the move，so that it points to the location where the data in A4 will be moved．FS1 contains the field size．


Figure 12-6. Register Indirect with Predecrement Addressing Mode

### 12.2.8 Register Indirect with Postincrement

A source operand or a destination operand can be specified using this addressing mode.

- *Rs+ - The register contains the address of the data. The register contents are incremented after the move.
- *Rd+ - The register contains the address where the data will be moved. The register contents are incremented after the move.

Figure 12-7 shows an example of the MOVE <Rs>,*-<Rd> instruction. Register A4 contains the source operand. Register A3 contains an address (represented by $F A D D R$ ) where the data in A4 will be moved. The register contents are incremented after the move. FSO contains the field size.


Figure 12-7. Register Indirect with Postincrement Addressing Mode

### 12.3 Move Instructions Summary

The move instructions use the GSP's bit-addressing and field operation capabilities to provide flexible memory management. All memory addresses for move operations are bit addresses. When a field is moved from memory to a register. Register bits to the left of the field are filled with either 0 s or the sign bit, depending on the field extension mode. When a field is moved to memory from a register, the data for the field is assumed to be right justified within the register, and the bits to the left of the field are ignored. Table 12-2 summarizes the GSP move instructions.

Table 12-2. Summary of Move Instructions

| Move Type | Mnemonic | Description |
| :--- | :---: | :--- |
| Register | MOVE | Move register to register |
| Constant | MOVK | Move constant (5 bits) |
|  | MOVI | Move immediate (16 bits) |
|  | MOVI | Move immediate (32 bits) |
| XY | MOVX | Move 16 LSBs of register (X half) |
|  | MOVY | Move 16 MSBs of register (Y half) |
|  | MMFM | Move multiple registers from memory |
|  | MMTM | Move multiple registers to memory |
| Byte | MOVB | Move byte (8 bits, 9 addressing modes) |
| Field | MOVE | Move field to/from memory/register <br> (15 addressing modes) |

### 12.3.1 Register-to-Register Moves

The register-to-register MOVE instruction moves data directly between register files $A$ and $B$. This is a 32 -bit move; the entire contents of the destination register are replaced.

### 12.3.2 Constant-to-Register Moves

The MOVK and MOVI instructions load a register with a constant value. MOVK places a zero-extended value of 1 to 32 in the register. MOVI has two modes, 16 -bit and 32 -bit. The 32 -bit MOVI uses two extension words which explicitly define the value to be stored in the register. The extension word for the 16 -bit MOVI contains a value which is sign extended to 32 bits when moved into the register. Use the CLR instruction to store 0 in a register.

### 12.3.3 $X$ and $Y$ Register Moves

The MOVX and MOVY instructions move the $X$ and $Y$ halves, respectively; the other half ot the destination register is not affected. These are 16 -bit moves within the register file. XY addressing is discussed in Section 4.

### 12.3.4 Multiple Register Moves

Multiple-register moves save and restore select members of up to an entire file of registers to memory. A 16 -bit mask specifies which of the 16 registers in the designated file are to be moved to or from memory. One register from the selected file acts as a pointer register for the move. Any of the registers in the file, including the SP, may be used as the pointer register. The selected registers are input as a list; the assembler checks that they and the pointer register are all in the same file. The pointer register contains a bit address for the register "stack." The stacking operation follows the same conventions as the system stack, growing in the direction of lower memory. If the SP is used, both register files may be moved to the same stack area (since SP may be accessed from both files). MMTM moves multiple registers to the stack while MMFM moves them from memory back to the register file.

### 12.3.5 Byte Moves

Byte moves are special 8-bit cases of the field moves described in Section 12.3.6. Byte moves are implicitly 8 -bit moves. They transfer data:

- From memory to a register (using field extraction),
- From a register to memory (using field insertion),
or
- From memory to memory (using field extraction and field insertion).

A byte can begin on any bit boundary within a word. When a byte is moved from memory to a general-purpose register, it is right justified within the register so that the LSB of the byte coincides with the rightmost bit (bit 0) of the register. The byte is sign extended to fill the 24 MSBs of the register.
Table 12-3 lists the possible combinations of source and destination addressing modes for MOVBs.

Table 12-3. MOVB Addressing Modes

| Source <br> Addressing <br> Mode | Destination Addressing Mode |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | Rd | *Rd | ${ }^{*}$ Rd(disp) | @Address |
| Rs |  | $\bullet$ | $\bullet$ | $\bullet$ |
| *Rs | $\bullet$ | $\bullet$ |  |  |
| *Rs(Disp) | $\bullet$ |  | $\bullet$ |  |
| @Address | $\bullet$ |  |  | $\bullet$ |

Note: The symbol indicates a valid operation; a blank box indicates an invalid operation.

Sequences of byte-move operations can be expected to execute more efficiently if the byte address points to an even 8 -bit boundary within memory. This occurs when the three LSBs of the 32 -bit starting address of the byte are 0 . A byte that straddles a word boundary requires twice as many memory cycles to access.

### 12.3.6 Field Moves

A field is a configurable data structure in memory. It is identified by two parameters - size and data address. A field's length can be defined to be any value from 1 to 32 bits. Field moves manipulate arbitrarily-sized data fields in memory and the register file.

- Field data in memory is addressed by its bit address and is treated as a string of contiguous bits; it may start at any bit address in memory.
- Field data in the register file is right justified in the register; the LSB of the field is stored in the LSB of the register.

When field data is moved into a register, it is right justified within the register. The register bits to the left of the field are all 1 s or all 0 s , depending on the values of both the appropriate FE (field extension) bit in the status register, and sign bit (MSB) of the field. If $F E=1$, the field is sign extended; if $F E=0$, the field is zero extended. When data is moved from a register, these non-field bits of the register are ignored.

Fields are transferred between the general-purpose registers and memory by means of the memory-to-register and register-to-memory move instructions. Fields are transferred from one memory location to another via the memory-to-memory move instructions.

Table 12-4 lists the possible combinations of source and destination addressing modes for MOVEs.

Table 12-4. Field Move Addressing Modes

| Source <br> Addressing <br> Mode | Destination Addressing Mode |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Rd | *Rd | ${ }^{*}$ Rd+ | ${ }^{*}$ Rd | ${ }^{*}$ Rd(disp) | @Address |  |
| Rs |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |
| *Rs | $\bullet$ | $\bullet$ |  |  |  |  |  |
| *Rs+ | $\bullet$ |  | $\bullet$ |  |  |  |  |
| *Rs | $\bullet$ |  |  | $\bullet$ |  |  |  |
| *Rs(Disp) | $\bullet$ |  | $\bullet$ |  | $\bullet$ |  |  |
| @Addr | $\bullet$ |  | $\bullet$ |  |  | $\bullet$ |  |

Note: The symbol indicates a valid operation; a blank box indicates an invalid operation.
Two field sizes are simultaneously available for field moves. The lengths of fields 0 and 1 are defined by two 5 -bit fields in the status register, FSO and FS1. The status register also contains the FE0 and FE1 parameters, which define the field extension properties of the data when it is moved into a register.

The SETF instruction specifies the size and signed/unsigned condition of either field 0 or 1 by placing this data in one of two 6 -bit fields located in the
status register. One bit specifies sign/zero extension, and five bits store the field size (in bits).

The EXGF instruction may also set either of the two field types, while preserving a copy of the previous definition.
The address of a field points to its least significant bit. A field can begin at an arbitrary bit address in memory. Field data addresses for particular moves are derived from values in registers and extension words following the instruction. Field moves transfer data:

- From memory to a register (using field extraction),
- From a register to memory (using field insertion), or
- From memory to memory (using field extraction and field insertion).


### 12.3.6.1 Register-to-Memory Field Moves

Figure 12-8 illustrates the register-to-memory move operation. In this type of move, the source register contains the right-justified field data (width is specified by the field size). The destination memory location is the bit position pointed to by the destination memory address. The address consists of a portion defining the starting word in which the field is to be written and an offset into that word, the bit address. Depending on the bit address within this word and the field size, the destination location may extend into two or more words. The field size for the move is one of two indirect values stored in ST, as selected by the programmer. The field extension bit is not used.


Figure 12-8. Register-to-Memory Moves

### 12.3.6.2 Memory-to-Register Field Moves

Figure 12-9 shows the memory-to-register move operation. The source memory location is the bit position pointed to by the source memory address. The address consists of a portion defining the starting word in which the field is to be written and an offset into that word, the bit address. Depending on the bit address within this word and the field size, the source location may extend into two or more words. After the move, the destination register LSBs contain the right-justified field data (width is specified by the field size). The MSBs of the register contain either all 1s or all Os. If the sign extension bit FE0 or FE1 associated with the field size selected is 0 , the MSBs are Os. If the sign extension bit selected is 1, the MSBs contain the value of the sign bit of the field data (its MSB). The field size for the move is one of two indirect values stored in ST, as selected by the programmer.


Figure 12-9. Memory-to-Register Moves

### 12.3.6.3 Memory-to-Memory Field Moves

Figure 12-10 shows a memory-to-memory field move operation. The source memory location is the bit position pointed to by the source memory address. The destination memory location is the bit position pointed to by the destination memory address. Depending on the bit addresses within the respective words and the field size, either the source location or destination locations may extend into two or more words. After the move, the destination location contains the field data from the source memory location. The field size for the move is one of two indirect values stored in ST, as selected by the programmer. The field extension bit is not used.

Move from Memory to Memory


Figure 12-10. Memory-to-Memory Moves

### 12.4 PIXBLT Instructions Summary

The TMS34010 supports 6 different PIXBLT instructions. PIXBLTs vary according to the format of the source and destination pixel blocks. Table 12-5 summarizes the PIXBLT instructions.

Table 12-5. PIXBLT Instruction Summary

| Syntax | Formats | Page |
| :--- | :--- | :---: |
| PIXBLT B,L | Binary to linear | $12-157$ |
| PIXBLT B, XY | Binary to XY | $12-162$ |
| PIXBLT L,L | Linear to linear | $12-169$ |
| PIXBLT L,XY | Linear to $X Y$ | $12-175$ |
| PIXBLT XY,L | XY to linear | $12-181$ |
| PIXBLT XY,XY | XY to $X Y$ | $12-186$ |

### 12.5 PIXT Instructions Summary

The PIXT instructions move single pixels. The pixel may originate from a register or a memory location, and may be moved to a register or a memory location. There are 6 variations of the PIXT instruction; each uses a different combination of the addressing modes described in Section 12.2.

Table 12-6 lists the possible combinations of source and destination addressing modes for PIXTs.

Table 12-6. PIXT Addressing Modes

| Source <br> Addressing <br> Mode | Destination Addressing Mode |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | Rd | *Rd | *Rd.XY |  |
| Rs |  | $\bullet$ | $\bullet$ |  |
| *Rs | $\bullet$ | $\bullet$ |  |  |
| *Rs.XY |  | $\bullet$ | $\bullet$ |  |

Note: The symbol indicates a valid operation; a blank box indicates an invalid operation.

Table 12-7. TMS34010 Instruction Set Summary

| Graphics Instructions |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Syntax and Description | Words | Machine States | $\text { MSB }^{16}$ | 16-Bit Opcode | LSB |
| ADDXY Rs, Rd Add registers in XY mode | 1 | 1,4 | 1110 | $000 S$ SSSR | DDDD |
| CMPXY Rd,Rd Compare X and Y halves of registers | 1 | 3.6 | 1110 | 010 S SSSR | DDDD |
| CPW Rs,Rd Compare point to window | 1 | 1,4 | 1110 | 011 S SSSR | DDDD |
| CVXYL Rs,Rd Convert XY address to linear address | 1 | 3,6 | 1110 | 100 S SSSR | DDDD |
| DRAV Rs, Rd Draw and advance | 1 | $\dagger$ | 1111 | 011 S SSSR | DDDD |
| FILL L <br> Fill array with processed pixels, linear | 1 | $\ddagger$ | 0000 | 11111100 | 0000 |
| FILL XY <br> Fill array with processed pixels, XY | 1 | $\ddagger$ | 0000 | 11111110 | 0000 |
| MOVX Rs, Rd Move X half of register | 1 | 1,4 | 1110 | 110 S SSSR | DDDD |
| MOVY Rs,Rd Move $Y$ half of register | 1 | 1,4 | 1110 | 111 S SSSR | DDDD |
| PIXBLT B,L <br> Pixel block transfer, binary to linear | 1 | $\ddagger \ddagger$ | 0000 | 11111000 | 0000 |
| PIXBLT B.XY <br> Pixel block transfer and expand, binary to $X Y$ | 1 | $\ddagger \ddagger$ | 0000 | 11111010 | 0000 |
| PIXBLT L, L <br> Pixel block transfer, linear to linear | 1 | § | 0000 | 11110000 | 0000 |
| $\begin{aligned} & \text { PiXBLT L,XY } \\ & \text { Pixel block transfer, linear to } X Y \\ & \hline \end{aligned}$ | 1 | § | 0000 | 11110010 | 0000 |
| PIXBLT XY, L <br> Pixel block transfer, $X Y$ to linear | 1 | § | 0000 | 11110100 | 0000 |
| PIXBLT XY, XY <br> Pixel block transfer, $X Y$ to $X Y$ | 1 | § | 0000 | 11110110 | 0000 |
| PIXT Rs, ${ }^{\text {R }}$ d Pixel transfer, register to indirect | 1 | $\dagger$ | 1111 | 100 S SSSR | DDDD |
| $\begin{aligned} & \hline \text { PiXT Rs, *Rd.XY } \\ & \text { Pixel transfer, register to indirect XY } \\ & \hline \end{aligned}$ | 1 | $\dagger$ | 1111 | 000S SSSR | DDDD |
| PiXT * Rs, Rd <br> Pixel transfer, indirect to register | 1 | $\dagger$ | 1111 | 101 S SSSR | DDDD |
| PIXT *Rs,*Rd <br> Pixel transfer, indirect to indirect | 1 | $\dagger$ | 1111 | 110 S SSSR | DDDD |
| PiXT *Rs.XY, Rd <br> Pixel transfer, indirect $X Y$ to register | 1 | $\dagger$ | 1111 | 001 S SSSR | DDDD |
| PlXT *Rs. $X Y$, *Rd. $X Y$ Pixel transfer, indirect $X Y$ to indirect $X Y$ | 1 | $\dagger$ | 1111 | 010S SSSR | DDDD |
| SUBXY Rs, Rd Subtract registers in $X Y$ mode | 1 | 1,4 | 1110 | 001 S SSSR | DDDD |
| LINE Z Line draw | 1 | $\Delta$ | 1101 | 1111 Z001 | 1010 |

$\dagger$ See instruction
$\ddagger$ See Section 13.3, FILL Instructions Timing
$\ddagger \ddagger$ See Section 13.5, PIXBLT Expand Instructions Timing
§ See Section 13.4, PIXBLT Instructions Timing
$\Delta$ See Section 13.6, The LINE Instruction Timing

Table 12-7. TMS34010 Instruction Set Summary (Continued)

| Move Instructions |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Syntax and Description | Words | Machine States | MSB ${ }^{1}$ | 16-Bit Opcode | LSB |
| MOVB Rs," ${ }^{\text {Rd }}$ Move byte, register to indirect | 1 | $\pi$ | 1000 | 110 S SSR | DDDD |
| MOVB *Rs,Rd <br> Move byte, indirect to register | 1 | $\pi$ | 1000 | 1115 SSSR | DDDD |
| MOVB *Rs,*Rd <br> Move byte, indirect to indirect | 1 | $\pi$ | 1001 | 1105 SSSR | DDDD |
| MOVB *Rs," Rd(Disp) <br> Move byte, register to indirect with displacement | 2 | $\pi$ | 1010 | 110 S SSR | DDDD |
| MOVB *Rs(Disp), Rd <br> Move byte, indirect with displacement to register | 2 | $\pi$ | 1010 | 1115 SSSR | DDDD |
| MOVB *Rs(Disp), ${ }^{*} \operatorname{Rd}$ (Disp) <br> Move byte, indirect with displacement to indirect with displacement | 3 | $\pi$ | 1011 | 110 SSSR | DDDD |
| MOVB Rs,@DAddress <br> Move byte, register to absolute | 3 | $\pi$ | 0000 | 0101 111R | SSSS |
| MOVB @SAddress,Rd Move byte, absolute to register | 3 | $\pi$ | 0000 | 0111 111R | DDDD |
| MOVB@SAddress,@DAddress Move byte, absolute to absolute | 5 | $\pi$ | 0000 | 00110100 | 0000 |
| MOVE Rs, Rd <br> Move register to register | 1 | 1,4 | 0100 | 11MS SSSR | DDDD |
| MOVE Rs, ${ }^{*}$ Rd, F <br> Move field, register to indirect | 1 | $\pi$ | 1000 | OOFS SSSR | DDDD |
| MOVE Rs,-*Rd,F <br> Move field, register to indirect (predecrement) | 1 | $\pi$ | 1010 | OOFS SSSR | DDDD |
| MOVE Rs, ${ }^{*}$ Rd + , F <br> Move field, register to indirect (postincrement) | 1 | $\pi$ | 1001 | OOFS SSSR | DDDD |
| MOVE *Rs, Rd,F Move field, indirect to register | 1 | $\pi$ | 1000 | 01FS SSSR | DDDD |
| MOVE - ${ }^{*}$ Rs, Rd,F <br> Move field, indirect (predecrement) to register | 1 | $\pi$ | 1010 | 01 FS SSSR | DDDD |
| MOVE *Rs+,Rd,F <br> Move field, indirect (postincrement) to register | 1 | $\pi$ | 1001 | 01 FS SSSR | DDDD |
| MOVE *Rs, ${ }^{\text {Rd, }}$ F <br> Move field, indirect to indirect | 1 | IT | 1000 | 10FS SSSR | DDDD |
| MOVE -*Rs,-* ${ }^{\text {Kd,F }}$ F <br> Move field, indirect (predecrement) to indirect (predecrement) | 1 | $\pi$ | 1010 | 10 FS SSSR | DDDD |
| MOVE *Rs + , ${ }^{\text {R }}$ d + , $F$ <br> Move field, indirect (postincrement) to indirect (postincrement) | 1 | $\pi$ | 1001 | 10 FS SSSR | DDDD |
| MOVE Rs," Rd(Disp),F <br> Move field, register to indirect with displacement | 2 | $\pi$ | 1011 | OOFS SSSR | DDDD |
| MOVE *Rs(Disp), Rd,F <br> Move field, indirect with displacement to register | 2 | $\pi$ | 1011 | 01 FS SSSR | DDDD |

[^0]Table 12-7. TMS34010 Instruction Set Summary (Continued)

| Move Instructions (Continued) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Syntax and Description | Words | Machine States | MSB ${ }^{1}$ | 16-Bit Opcode | LSB |
| MOVE *Rs(Disp),"Rd+,F <br> Move field, indirect with displacement to indirect (postincrement) | 2 | $\pi$ | 1101 | OOFS SSSR | DDDD |
| MOVE *Rs(Disp)," Rd(Disp), F <br> Move field, indirect with displacement to indirect with displacement | 3 | $\pi$ | 1011 | 10 FS SSSR | DDDD |
| MOVE Rs,@DAddress,F Move field, register to absolute | 3 | $\pi$ | 0000 | 01F1 100R | DDDD |
| MOVE @SAddress,Rd,F <br> Move field, absolute to register | 3 | $\pi$ | 0000 | 01F1 101R | DDDD |
| MOVE @SAddress.*Rd+,F <br> Move field, absolute to indirect (postincrement) | 3 | $\pi$ | 1101 | 01F0 000R | DDDD |
| MOVE@SAddress,@DAddress,F Move field, absolute to absolute | 5 | $\pi$ | 0000 | 01F1 1100 | DDDD |
| General Instructions |  |  |  |  |  |
| Syntax and Description | Words | Machine States | MSB | 16-Bit Opcode | LSB |
| ABS Rd Store absolute value | 1 | 1,4 | 0000 | 0011 100R | DDDD |
| ADD Rs,Rd Add registers | 1 | 1.4 | 0100 | $000 S$ SSSR | DDDD |
| ADDC Rs, Rd Add registers with carry | 1 | 1,4 | 0100 | 001 S SSSR | DDDD |
| ADDI IW, Rd <br> Add immediate ( 16 bits) | 2 | 2,8 | 0000 | 1011 000R | DDDD |
| ADDI IL, Rd Add immediate (32 bits) | 3 | 3,12 | 0000 | 1011 001R | DDDD |
| ADDK K,Rd <br> Add constant (5 bits) | 1 | 1,4 | 0001 | OOKK KKKR | DDDD |
| AND Rs,Rd AND registers | 1 | 1,4 | 0101 | 000S SSSR | DDDD |
| ANDI IL,Rd AND immediate (32 bits) | 3 | 3,12 | 0000 | 1011 100R | DDDD |
| ANDN Rs,Rd <br> AND register with complement | 1 | 1,4 | 0101 | 001 S SSSR | DDDD |
| ANDNIIL,Rd AND not immediate (32 bits) | 3 | 3,12 | 0000 | 1011 100R | DDDD |
| BTST K,Rd <br> Test register bit, constant | 1 | 1,4 | 0001 | 11 KK KKKR | DDDD |
| BTST Rs,Rd <br> Test register bit, register | 1 | 2,5 | 0100 | 101 S SSSR | DDDD |
| CLR Rd Clear register | 1 | 1,4 | 0101 | 011 D DDDR | DDDD |
| CLRC Clear carry | 1 | 1,4 | 0000 | 00110010 | 0000 |
| CMP Rs,Rd Compare registers | 1 | 1,4 | 0000 | 1011 010R | DDDD |

[^1]Table 12-7. TMS34010 Instruction Set Summary (Continued)

| General Instructions (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Syntax and Description | Words | Machine States | $\text { MSB }{ }^{11}$ | 16-Bit | Opcode | LSB |
| CMPI IW,Rd Compare immediate (16 bits) | 2 | 2,8 | 0000 | 1011 | 010R | DDDD |
| CMPI IL,Rd Compare immediate ( 32 bits) | 3 | 3,12 | 0000 | 1011 | 011 R | DDDD |
| DEC Rd Decrement register | 1 | 1.4 | 0001 | 0100 | 001 R | DDDD |
| DINT <br> Disable interrupts | 1 | 3,6 | 0000 | 0011 | 0110 | 0000 |
| DIVS Rs,Rd <br> Divide registers signed | 1 | $\begin{aligned} & \hline 40,43 \\ & 39,42 \Delta \end{aligned}$ | 0101 | 1005 | SSSR | DDDD |
| DIVU Rs, Rd Divide registers unsigned | 1 | 37,40 | 0101 | 1015 | SSSR | DDDD |
| EINT <br> Enable interrupts | 1 | 3,6 | 0000 | 1101 | 0110 | 0000 |
| EXGF Rd,F Exchange field size | 1 | 1,4 | 1101 | 01F1 | 000R | DDDD |
| LMO Rs, Rd Leftmost one | 1 | 1,4 | 0110 | 1015 | SSSR | DDDD |
| MMFM Rs,List <br> Move multiple registers from memory | 2 | $\dagger$ | 0000 | 1001 | 101 R | DDDD |
| MMTM Rs, List Move multiple registers to memory | 2 | $\dagger$ | 0000 | 1001 | 100R | DDDD |
| MODS Rs, Rd Modulus signed | 1 | 40,43 | 0110 | 110 S | SSSR | DDDD |
| MODU Rs, Rd Modulus unsigned | 1 | 35,38 | 0110 | 111 S | SSSR | DDDD |
| MOVI IW,Rd <br> Move immediate ( 16 bits) | 2 | 2,8 | 0000 | 1001 | 110R | DDDD |
| MOVI IL,Rd <br> Move immediate ( 32 bits ) | 3 | 3,12 | 0000 | 1001 | 111 R | DDDD |
| MOVK K,Rd Move constant ( 5 bits) | 1 | 1.4 | 0001 | 10 KK | KKKR | DDDD |
| MPYS Rs, Rd Multiply registers (signed) | 1 | 20,23 | 0101 | 110 S | SSSR | DDDD |
| MPYU Rs, Rd Multiply registers (unsigned) | 1 | 21,24 | 0101 | 111 S | SSSR | DDDD |
| $\begin{aligned} & \text { NEG Rd } \\ & \text { Negate register } \end{aligned}$ | 1 | 1,4 | 0000 | 0011 | 101R | DDDD |
| NEGB Rd <br> Negate register with borrow | 1 | 1,4 | 0000 | 0011 | 110 R | DDDD |
| NOP <br> No operation | 1 | 1.4 | 0000 | 0011 | 0000 | 0000 |
| NOT Rd Complement register | 1 | 1,4 | 0000 | 0011 | 111 R | DDDD |

$\dagger$ See instruction
$\ddagger$ If $F=1$, add 1 to cycle time
$\Delta$ Rd even/Rd odd

Table 12-7. TMS34010 Instruction Set Summary (Continued)

| General Instructions (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Syntax and Description | Words | Machine States | MSB | 16-Bit Op | pcode | LSB |
| OR Rs,Rd OR registers | 1 | 1.4 | 0101 | 0105 | SSSR D | DDDD |
| ORI L, Rd OR immediate ( 32 bits) | 3 | 3,12 | 0000 | 1011 | 101R D | DDDD |
| RL K, Rd Rotate left, constant | 1 | 1,4 | 0011 | OOKK K | KKKR D | DDDD |
| RL Rs, Rd Rotate left, register | 1 | 1.4 | 0110 | 10 SS | SSSR | DDDD |
| SETC <br> Set carry | 1 | 1,4 | 0000 | 1101 | 11100 | 0000 |
| SETF FS,FE,F <br> Set field parameters | 1 | $\begin{array}{ll} \hline 1,4 & \ddagger \\ 2,5 \\ \hline \end{array}$ | 0000 | 01F1 | 01 FS | SSSS |
| SEXT Rd,F Sign extend to long | 1 | 3,6 | 0000 | 01F1 | OOOR | DDDD |
| SLA K, Rd Shift left arithmetic, constant | 1 | 3,6 | 0010 | 00KK | KKKR | DDDD |
| SLA Rs, Rd <br> Shift left arithmetic, register | 1 | 3,6 | 0110 | 0005 | SSSR | DDDD |
|  | 1 | 1,4 | 0010 | 01 KK | KKKR | DDDD |
| SLL Rs, Rd <br> Shift left logical, register | 1 | 1,4 | 0110 | 001 S | SSSR | DDDD |
| SRA K, Rd Shift right arithmetic, constant | 1 | 1,4 | 0010 | 10 KK | KKKR | DDDD |
| SRA Rs,Rd <br> Shift right arithmetic, register | 1 | 1,4 | 0110 | 010 S | SSSR | DDDD |
| SRL KRd Shift right logical, constant | 1 | 1,4 | 0010 | 11 KK | KKKR | DDDD |
| SRL Rs, Rd Shift right logical, register | 1 | 1.4 | 0110 | 011 S | SSSR | DDDD |
| SUB Rs, Rd Subtract registers | 1 | 1.4 | 0100 | 010 S | SSSR | DDDD |
| SUBB Rs, Rd <br> Subtract registers with borrow | 1 | 1,4 | 0100 | 011 S | SSSR | DDDD |
| SUBI IW,Rd Subtract immediate (16 bits) | 2 | 2,8 | 0000 | 1011 | 111 R | DDDD |
| SUBI IL,Rd Subtract immediate ( 32 bits ) | 3 | 3,12 | 0000 | 1101 | 1118 | DDDD |
| SUBK K, Rd Subtract constant ( 5 bits) | 1 | 1,4 | 0001 | 01 KK | KKKR | DDDD |
| XOR Rs,Rd Exclusive OR registers | 1 | 1.4 | 0101 | 011 S | SSSR | DDDD |
| XORI IL,Rd E. ive $O R$ immediate value ( 32 bits) | 3 | 3,12 | 0000 | 1011 | 110 D | DDDD |
| Zero extend to long | 1 | 1,4 | 0000 | 01 F 1 | 001R | DDDD |

[^2]
## TMS34010 Instruction Set - Summary Table

Table 12-7. TMS34010 Instruction Set Summary (Concluded)

| Program Control and Context Switching Instructions |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Syntax and Description | Words | Machine States | MSB | 16-Bit | Opcode | LSB |
| CALL Rs Call subroutine indirect | 1 | $\begin{array}{\|l\|} \hline 3+(3), 9 \\ 3+(9), 15 \\ \hline \end{array}$ | 0000 | 1001 | 001 R | DDDD |
| CALLA Address Call subroutine address | 3 | $\begin{array}{\|l\|} \hline 4+(2), 15 \\ 4+(8), 21 \Theta \\ \hline \end{array}$ | 0000 | 1101 | 0101 | 1111 |
| CALLR Address Call subroutine relative | 2 | $\begin{array}{\|l\|} \hline 3+(2), 11 \\ 3+(8), 17 \\ \hline \end{array}$ | 0000 | 1101 | 0011 | 1111 |
| DSJ Rd,Address <br> Decrement register and skip jump | 2 | $\begin{aligned} & 3,9 \\ & 2,8 \\ & \hline \end{aligned}$ | 0000 | 1101 | 100 R | DDDD |
| DSJEO Rd,Address <br> Conditionally decrement register and skip jump | 2 | $\begin{aligned} & 3,9 \\ & 2,8 \end{aligned}$ | 0000 | 1101 | 101 R | DDDD |
| DSJNE Rd,Address <br> Conditionally decrement register and skip jump | 2 | $\begin{aligned} & 3,9 \\ & 2,8 \end{aligned}$ | 0000 | 1101 | 110 R | DDDD |
| DSJS Rd,Address <br> Decrement register and skip jump short | 1 | $\begin{aligned} & 2,5 \\ & \hline 3,6 \\ & \hline \end{aligned}$ | 0011 | 1 DKK | KKKR | DDDD |
| EMU <br> Initiate emulation | 1 | 6,9 | 0000 | 0001 | 0000 | 0000 |
| EXGPC Rd <br> Exchange program counter with register | 1 | 2,5 | 0000 | 0001 | 001 R | DDDD |
| GETPC Rd <br> Get program counter into register | 1 | 1,4 | 0000 | 0001 | 010R | DDDD |
| GETST Rd <br> Get status register into register | 1 | 1.4 | 0000 | 0001 | 100 R | DDDD |
| JAcc Address Jump absolute conditional | 3 | $\begin{aligned} & 3,6 \\ & 4,7 \end{aligned}$ | 1100 | code | 1000 | 0000 |
| JRcc Address Jump relative conditional | 2 | $\begin{aligned} & 3,6 \\ & 1,4 \end{aligned}$ | 1100 | code | 0000 | 0000 |
| $J$ Rcc Address Jump relative conditional short | 1 | $\begin{aligned} & 2,5 \\ & 2,5 \\ & \hline \end{aligned}$ | 1100 | code | $x \times x \times$ | xxxx |
| JUMP Rs Jump indirect | 1 | 2,5 | 0000 | 0001 | 011 R | DDDD |
| POPST <br> Pop status register from stack | 1 | $\begin{array}{r} 8,11 \\ 10,13^{\Theta} \\ \hline \end{array}$ | 0000 | 0001 | 1100 | 0000 |
| PUSHST <br> Push status register onto stack | 1 | $\begin{aligned} & \hline 2+(3), 8 \\ & 2+(8), 13^{\ominus} \\ & \hline \end{aligned}$ | 0000 | 0001 | 1110 | 0000 |
| PUTST Rs Copy register into status | 1 | 3.6 | 0000 | 0001 | 101R | DDDD |
| RETI <br> Return from interrupt | 1 | $\begin{aligned} & 11,14 \\ & 15,18 \\ & \hline \end{aligned}$ | 0000 | 1001 | 0100 | 0000 |
| RETS [N] <br> Return from subroutine | 1 | $\begin{aligned} & 7.10 \\ & 9,12^{\Phi} \end{aligned}$ | 0000 | 1001 | 011 N | NNNN |
| TRAP N Software interrupt | 1 | $\begin{aligned} & 16,19 \\ & 30,33^{\Theta} \end{aligned}$ | 0000 | 1001 | 000N | NNNN |

$\Theta$ SP aligned/SP nonaligned
$\Pi$ Jump/no jump
$\Phi$ Stack aligned/stack nonaligned

Syntax This line shows you how to enter an instruction. Here are some sample syntaxes:

- EXAMPLE <source operand>,<destination operand>

If an operand is enclosed in angle brackets ( $<$ and $>$ ), substitute actual source and destination operands (such as a register or constant) for the text that is shown.

## - EXAMPLE B,XY

If an operand is not enclosed in angle brackets, then enter it as shown. In this example, you would actually enter EXAMPLE B,XY.

- EXAMPLE <source operand>[,<destination operand>]

If an operand is enclosed in square brackets ([ ]), then the operand is optional. (Do not enter the brackets.) This example could be entered as EXAMPLE source operand, destination operand or as EXAMPLE source operand.

Execution This section describes instruction execution. The general form is:
<operand> operator <operand> $\rightarrow$ <operand>
Encoding

Operands This section describes any instruction operands and elements of the preceding opcode format. Any assembler exception handling for operands may be described here.

Fields This line discusses any fields in the opcode that are not explicit operands.
Description This section describes the instruction execution and its effect on the rest of the processor or memory contents. Any constraints on the operands imposed by the GSP or the assembler are also described here. Special instruction applications may follow the description.

This section describes any operands which are implicit inputs to the instruction. These operands are usually $B$ file registers and I/O registers and are described in detail in Sections 5 and 6 . You must load these registers with appropriate values before instruction execution.

| B File Registers |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Register | Name | Format | Description |  |  |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |  |  |
| I/O Registers |  |  |  |  |  |
| Address | Name | Description and Elements (Bits) |  |  |  |
| $\cdot$ | $\cdot$ |  |  |  |  |

## Special Graphics Topics

Graphics instructions (DRAV, PIXBLTs, etc.) may present special topics of discussion under the following headings:

- Source Array
- Source Expansion
- Destination Array
- Pixel Processing
- Window Checking
- Transparency
- Corner Adjust
- Plane Mask
- Shift Register Transfers

Interrupts Discusses the effects of possible interrupts.
Words Specifies the number of memory words required to store the instruction and its extension words.

## Machine

States Cache resident + (Hidden cycles), Cache disabled
Specifies instruction cycle timing for the instruction. Not all instructions have hidden cycles. Section 13, Instruction Timings, provides a complete explanation of instruction timing.

Status Bits $\quad \mathbf{N}$ Describes the instruction's effects on the sign bit.
C Describes the instruction's effects on the carry bit.
Z Describes the instruction's effects on the zero bit.
$\checkmark$ Describes the instruction's effects on the overflow bit.
Examples Each instruction description contains sample code, and shows the effects of the code on memory and/or registers.

| Syntax | ABS $<R d>$ |
| :--- | :--- |
| Execution | $\|(R d)\| \rightarrow R d$ |


| Encoding | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | R |  |  |  |  |

Description ABS stores the absolute value of the contents of the destination register back into the destination register. This is accomplished by subtracting the destination register data from 0 and storing it if status bit N indicates that the result is positive. If the result of the subtraction is negative, then the original contents of the destination register are retained.

Words $\quad 1$
Machine
States 1,4
Status Bits N 1 if the original data is positive, 0 otherwise. This status bit is the inverse of its normal function; it is the output of the subtract-from-0 operation.
C Unaffected
Z 1 if the original data is 0,0 otherwise.
V 1 if there is an overflow, 0 otherwise. An overflow occurs if Rd contains $>80000000$ ( $>80000000$ is returned).

| Examples | Code |  | Before | After |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A1 | NCzv | A1 |
|  | ABS | A1 | >7FFF FFFF | $1 \times 00$ | >7FFF FFFF |
|  | ABS | A1 | >FFFF FFFF | $0 \times 00$ | > 00000001 |
|  | ABS | A1. | >8000 0000 | $1 \times 01$ | $>80000000$ |
|  | ABS | A1 | $>80000001$ | $0 \times 00$ | > 7FFF FFFF |
|  | ABS | A1. | >0000 0001 | $1 \times 00$ | >0000 0001 |
|  | ABS | A1 | $>00000000$ | $0 \times 10$ | $>00000000$ |
|  | ABS | A1 | >FFFA 0011 | $0 \times 00$ | >0005 FFEF |

Syntax
Execution
Encoding
ADD <Rs>,<Rd>
$(R s)+(R d) \rightarrow R d$

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |  | s |  | R |  |  |  |  |

Description ADD adds the contents of the source register to the contents of the destination register; the result is stored in the destination register.

Multiple-precision arithmetic can be accomplished by using this instruction in conjunction with the ADDC instruction.

The source and destination registers must be in the same register file.

## Words

Machine
States
Status Bits
N 1 if the result is negative, 0 otherwise.

C 1 if there is a carry, 0 otherwise.
Z 1 if the result is 0,0 otherwise.
V 1 if there is an overflow, 0 otherwise.

## Examples

## After

NCZV A0
1100 >FFFF FFFE
$0110>00000000$
$0100>00000001$
$0101>7$ FFF FFFF
$1100>80000000$
$0110>00000000$
1000 >FFFF FFFF
$1001>80000000$
$0000>00000004$

Syntax $\quad$ ADDC $<R s>,<R d>$
Execution $(R s)+(R d)+(C) \rightarrow R d$

| Encoding | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 0 | 0 | 0 | 0 | 1 |  | Rs | R |  | Rd |  |  |  |  |

Description
ADDC adds the contents of the source register and the status carry bit to the contents of the destination register; the result is stored in the destination register. Note that the status bits are set on the collective add.

The source and destination registers must be in the same register file.
Words $\quad 1$
Machine
States 1,4
Status Bits N 1 if the result is negative, 0 otherwise.
C 1 if there is a carry, 0 otherwise.
Z 1 if the result is 0,0 otherwise.
V 1 if there is an overflow, $O$ otherwise.

| Examples | Code |  | Before |  |  | After |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C | A1 | A0 | NCZV | A0 |
|  | ADDC | A1, AO | 1 | > FFFF FFFF | > FFFF FFFF | 1100 | > FFFF FFFF |
|  | ADDC | A1, AO | 1 | > FFFF FFFF | >0000 0001 | 0100 | > 00000001 |
|  | ADDC | A1, AO | 1 | > FFFF FFFF | > 00000002 | 0100 | $>00000002$ |
|  | ADDC | A1, A0 | 1 | > FFFF FFFF | > 80000000 | 1100 | >8000 0000 |
|  | ADDC | A1, AO | 1 | >FFFF FFFF | > 80000001 | 1100 | > 80000001 |
|  | ADDC | A1, AO | 1 | >FFFF FFFF | >8000 0001 | 0100 | >8000 0001 |
|  | ADDC | AI, AO | 1 | >FFFF FFFF | >8000 0000 | 0110 | $>00000000$ |
|  | ADDC | AI, AO |  | > 7FFF FFFF | > 00000001 | 1001 | $>80000001$ |
|  | ADDC | AI, A0 | 1 | > 00000002 | > 00000002 | 0000 | $>00000005$ |
|  | ADDC | A1, AO | 0 | >FFFF FFFF | $>$ FFFF FFFF | 1100 | $>$ FFFFFFFE |
|  | ADDC | A1, A0 | 0 | >FFFF FFFF | $>00000001$ | 0110 | > 00000000 |
|  | ADDC | A1, A0 | 0 | >FFFF FFFF | > 00000002 | 0100 | > 00000001 |
|  | ADDC | A1, A0 | 0 | > FFFF FFFF | > 80000000 | 0101 | > 7FFF FFFF |
|  | ADDC | A1, AO | 0 | > FFFF FFFF | > 80000001 | 1100 | >8000 0000 |
|  | ADDC | A1, A0 | 0 | $>7$ FFF FFFF | $>80000001$ | 0110 | >0000 0000 |
|  | ADDC | A1, AO | 0 | $>7 \mathrm{FFF} \mathrm{FFFF}$ | >8000 0000 | 1000 | > FFFF FFFF |
|  | ADDC | A1, A0 | 0 | > 7FFF FFFF | > 00000001 | 1001 | >8000 0000 |
|  | ADDC | A1, A0 | 0 | $>00000002$ | >0000 0002 | 0000 | > 00000004 |


| Syntax | ADDI $</ W>,<R d>[, W]$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | $\mathrm{IW}+(\mathrm{Rd}) \rightarrow \mathrm{Rd}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | 1 |  | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | R |  |  |  |  |
|  | IW |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Operands $\quad I W$ is a 16 -bit, sign-extended immediate value.
Description
ADDI adds the sign-extended, 16-bit immediate value to the contents of the destination register; the result is stored in the destination register.

The assembler will use the short (16-bit) add if the immediate value has been previously defined and is in the range $-32,768 \leq \mathrm{IW} \leq 32,767$. You can force the assembler to use the short form by following the instruction with W :
ADDI <IW>,<Rd>,W

If the IW value is outside the legal range, the assembler will discard all but the 16 LSBs and issue an appropriate warning message.

Multiple-precision arithmetic can be accomplished by using ADDI in conjunction with the ADDC instruction.

Words 2
Machine
States 2,8

Status Bits $\quad \mathbf{N} \quad 1$ if the result is negative, $O$ otherwise.
C 1 if there is a carry, 0 otherwise.
Z 1 if the result is 0,0 otherwise.
V 1 if there is an overflow, 0 otherwise.

## Examples

Code

ADDI 1, AO
ADDI 2,A0
ADDI 1,A0
ADDI 2, A0
ADDI 32767,AO
ADDI >FFFFOO10,AO,W

Before
A0
$>$ FFFF FFFF
$>$ FFFFFFFF
$>7$ FFF FFFF
$>00000002$
$>00000002$
$>$ FFFF FFFO

After
NCZV AO

$$
0110>00000000
$$

$$
0100>00000001
$$

$$
1001>80000000
$$

$$
0000>00000004
$$

$$
0000>00008001
$$

$$
0110>00000000
$$

Syntax
Execution
Encoding

Operands

## Description

ADDI $</ L>,<R d>[, \mathrm{L}]$
$\mathrm{IL}+(\mathrm{Rd}) \rightarrow \mathrm{Rd}$

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | R |  |  |  |
| IL (LSW) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| IL (MSW) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

IL is a 32 -bit immediate value.
ADDI adds the 32-bit, signed immediate data to the contents of the destination register; the result is stored in the destination register.
The assembler will use the long (32-bit) ADDI if it cannot use the short form. You can force the assembler to use the long form by following the instruction with L:

$$
\operatorname{ADDI}\langle I I\rangle,\langle\mathrm{Rd}\rangle, L
$$

Words 3
Machine
States 3,12
Status Bits
N 1 if the result is negative, 0 otherwise.
C 1 if there is a carry, 0 otherwise.
Z 1 if the result is 0,0 otherwise.
V 1 if there is an overflow, 0 otherwise.
Examples

## Code

ADDI >FFFFFFFF,A0
ADDI >80000000,A0
ADDI >80000000,A0
ADDI 32768, A0 $\quad$ 7FFF FFFF
ADDI 2,A0,L $\quad>$ FFFF FFFF
$\begin{array}{ll}\text { After } & \\ \text { NCZV } & \text { AO } \\ 1100 & >F F F F \text { FFFE } \\ 0101 & >7 F F F F F F F \\ 1000 & >F F F F F F F F \\ 1001 & >80007 F F F \\ 0100 & >00000001\end{array}$
Syntax ADDK $<K>,<R d>$

Execution $\mathrm{K}+(\mathrm{Rd}) \rightarrow \mathrm{Rd}$
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 0 | 0 |  | K |  | 0 |  |  |  |  |  |

Operands $\quad K$ is a constant from 1 to 32.
Description ADDK adds a 5 -bit constant to the contents of the destination register; the result is stored in the destination register. The constant is treated as an unsigned number in the range $1-32$, where $K=32$ is converted to 0 in the opcode. The assembler will issue an error if you try to add 0 to a register.

Multiple-precision arithmetic can be accomplished by using this instruction in conjunction with the ADDC instruction.

Words
1

## Machine

States
1.4

Status Bits $\quad \mathbf{N} \quad 1$ if the result is negative, 0 otherwise.
C 1 if there is a carry, 0 otherwise.
$Z 1$ if the result is 0,0 otherwise.
V 1 if there is an overflow, 0 otherwise.

## Examples

Code
ADDK 1, AO
ADDK 2, AO $\quad>$ FFFF FFFF
ADDK 1, AO $\quad>$ FFFF FFFF
ADDK 1, AO $>80000000$
ADDK 32, AO $>80000000$
$\operatorname{ADDK} 32, A 0>00000002$

After
NCZV AO
0110 >0000 0000
$0100>00000001$
$1001>80000000$
$1000>80000001$
$1000>80000020$
$0000>00000022$

Syntax ADDXY <Rs>,<Rd>
Execution $(\operatorname{RsX})+(R d X) \rightarrow R d X$
$(R s Y)+(R d Y) \rightarrow R d Y$
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 |  | Rs | R |  | Rd |  |  |  |  |

Description ADDXY adds the signed source $X$ value to the signed destination $X$ value, and adds the signed source $Y$ value to the signed destination $Y$ value. The result is stored in the destination register. The source and destination registers are treated as if they contained separate $X$ and $Y$ values. When they are added, the carry out from the lower $(X)$ half of the register does not propagate into the upper $(\mathrm{Y}$ ) half.

If you only want to add the $X$ halves together, then the $Y$ value of one of the operands must be 0 (the method for adding the $Y$ halves is similar).

This instruction can be used for manipulating XY addresses in the register file and is particularly useful for incremental figure drawing.

The source and destination registers must be in the same register file.
Words $\quad 1$

Machine
States

## 1,4

Status Bits N 1 if resulting $X$ field is all 0 s, 0 otherwise.
C The sign bit of the $Y$ half of the result.
$Z \quad 1$ if $Y$ field is all 0 s, 0 otherwise.
$V$ The sign bit of the $X$ half of the result.
Examples

| Code | Before |  | After |  |
| :---: | :---: | :---: | :---: | :---: |
|  | A1 | A0 | AO | nCZV |
| ADDXY A1, A0 | $>00000000$ | >0000 0000 | $>00000000$ | 1010 |
| ADDXY A1, A0 | >0000 0000 | >0000 0001 | $>00000001$ | 0010 |
| ADDXY A1, A0 | $>00000000$ | $>00010000$ | >0001 0000 | 1000 |
| ADDXY A1, A0 | $>00000000$ | >0001 0001 | $>00010001$ | 0000 |
| ADDXY A1, A0 | $>0000 \mathrm{FFFF}$ | $>00000001$ | $>00000000$ | 1010 |
| ADDXY A1, A0 | $>0000 \mathrm{FFFF}$ | >0001 0001 | >00010000 | 1000 |
| ADDXY A1, AO | $>0000 \mathrm{FFFF}$ | $>00000002$ | >0000 0001 | 0010 |
| ADDXY A1, AO | $>0000 \mathrm{FFFF}$ | $>00010002$ | $>00010001$ | 0000 |
| ADDXY A1, AO | >FFFF 0000 | $>00010000$ | $>00000000$ | 1010 |
| ADDXY A1, AO | >FFFF 0000 | $>00010001$ | $>00000001$ | 0010 |
| ADDXY A1, AO | $>$ FFFF 0000 | $>00020000$ | >00010000 | 1000 |
| ADDXY A1, A0 | >FFFF 0000 | >0002 0001 | $>00010001$ | 0000 |
| ADDXY A1, AO | >FFFF FFFF | $>00010001$ | $>00000000$ | 1010 |
| ADDXY A1, AO | >FFFF FFFF | $>00010002$ | $>00000001$ | 0010 |
| ADDXY A1, AO | >FFFF FFFF | $>00020001$ | $>00010000$ | 1000 |
| ADDXY A1, AO | >FFFF FFFF | >0002 0002 | >0001 0001 | 0000 |

Syntax
Execution
AND <Rs>, <Rd>

Encoding
(Rs) AND (Rd) $\rightarrow$ Rd

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 |  |  |  |  | R |  |  |  |  |

Description AND bitwise-ANDs the contents of the source register with the contents of the destination register; the result is stored in the destination register. The source and destination registers must be in the same register file.

Words
1

Machine
States
1,4
Status Bits N Unaffected
C Unaffected
Z 1 if the result is 0,0 otherwise.
V Unaffected

| Examples | Code | Before |  | After |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A1 | A0 | nczv | AO |
|  | AND Al, AO | >FFFF FFFF | >FFFF FFFF | $\mathrm{xx0x}$ | >FFFF FFFF |
|  | AND A1, AO | >FFFFFFFFF | >0000 0000 | xx 1 x | $>00000000$ |
|  | AND A1, AO | >0000 0000 | >0000 0000 | xx1x | $>00000000$ |
|  | AND A1, AO | $>$ AAAA AAAA | > 55555555 | x $\times 1 \times$ | $>00000000$ |
|  | AND A1, AO | $>$ AAAA AAAA | $>$ AAAA AAAA | $\mathrm{x} \times 0 \mathrm{x}$ | $>$ AAAA AAAA |
|  | AND Al, AO | > 55555555 | $>55555555$ | $\mathrm{xx0x}$ | > 55555555 |
|  | AND Al, AO | > 55555555 | > AAAA AAAA | x $\times 1 \mathrm{x}$ | $>00000000$ |



Operands IL is a 32-bit immediate value.
Description ANDI bitwise-ANDs the value of the 32-bit immediate value, IL, with the contents of the destination register; the result is stored in the destination register.

This is an alternate mnemonic for ANDNI IL, Rd. The assembler stores the 1 's complement of IL in the two extension words.

Words 3
Machine
States 3,12
$\begin{array}{lll}\text { Status Bits } & \text { N } & \text { Unaffected } \\ & \text { C } & \text { Unaffected } \\ & \mathbf{Z} & 1 \text { if the result is } 0,0 \text { otherwise. } \\ & \text { V } & \text { Unaffected }\end{array}$

| Examples | Code |  | Before | After |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | AO | NCZV | A0 |
|  | ANDI | >FFFFFFFF,A0 | >FFFF FFFF | xx 0 x | >FFFF FFFF |
|  | ANDI | >FFFFFFFF, AO | >0000 0000 | $\mathrm{x} \times 1 \mathrm{x}$ | >0000 0000 |
|  | ANDI | >00000000, AO | >0000 0000 | $\mathrm{x} \times 1 \mathrm{x}$ | $>00000000$ |
|  | ANDI | > AAAAAAAA, A0 | > 55555555 | $\mathrm{x} \times 1 \mathrm{x}$ | $>00000000$ |
|  | ANDI | >AAAAAAAA, AO | $>$ AAAA AAAA | xx 0 x | > AAAA AAAA |
|  | ANDI | >55555555,A0 | > 55555555 | xx 0 x | > 55555555 |
|  | ANDI | >55555555,A0 | $>$ AAAA AAAA | $\mathrm{x} \times 1 \mathrm{x}$ | $>00000000$ |



Description ANDN biwise-ANDs the 1's complement of the contents of the source register with the contents of the destination register; the result is stored in the destination register.

The source and destination registers must be in the same register file. Note that ANDN $R n, R n$ has the same effect as CLR $R n$.

Words $\quad 1$
Machine
States 1,4
Status Bits $\quad \mathrm{N}$ Unaffected
C Unaffected
Z 1 if the result is 0,0 otherwise.
V Unaffected

| Examples | Code |  | Before |  | After |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A1 | AO | NCZV | A0 |
|  | ANDN | A1, AO | >FFFF FFFF | >FFFF FFFF | $\mathrm{x} \times 1 \mathrm{x}$ | $>00000000$ |
|  | ANDN | A1, A0 | >FFFF FFFF | >0000 0000 | $\mathrm{x} \times 1 \mathrm{x}$ | $>00000000$ |
|  | ANDN | A1, A0 | $>00000000$ | >0000 0000 | $\mathrm{x} \times 1 \mathrm{x}$ | >0000 0000 |
|  | ANDN | A1, A0 | > AAAA AAAA | > 55555555 | $\mathrm{x} \times 0 \mathrm{x}$ | > 55555555 |
|  | ANDN | A1, A0 | > AAAAAAAA | > AAAA AAAA | $\mathrm{x} \times 1 \mathrm{x}$ | >0000 0000 |
|  | ANDN | A1, AO | >5555 5555 | >5555 5555 | $x \times 1 \times$ | $>00000000$ |
|  | ANDN | A1, A0 | > 55555555 | > AAAA AAAA | x $\times 0 \times$ | > AAAAAAAA |


Syntax BTST $<K>,<R d>$

Execution Set status on value of bit K in Rd
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 1 | 1 |  |  | $\sim K$ |  |  | R |  |  |  |  |

Operands $\quad K$ is a constant in the range of 0 to 31 .


Description BTST tests the specified destination register bit, $K$, and sets status bit $Z$ accordingly. The K value must be an absolute expression that evaluates to a value in the range 0 to 31 ; if the value specified is greater than 31, the assembler issues a warning and truncates the $K$ operand value to the five LSBs. The specified bit number is 1 's complemented by the assembler before it is inserted into the K field of the opcode.

## Words <br> 1

Machine
States
1,4
Status Bits N Unaffected
C Unaffected
Z 1 if the bit tested is 0,0 if the bit tested is 1 .
$\checkmark$ Unaffected

## Examples

| Code |  | Before | After |
| :---: | :---: | :---: | :---: |
|  |  | A0 | NCZV |
| BTST | $0, \mathrm{AO}$ | > 55555555 | xx 0 x |
| BTST | 15, A0 | > 55555555 | xx 1 x |
| BTST | 31,A0 | > 55555555 | $\mathrm{x} \times 1 \mathrm{x}$ |
| BTST | 0, AO | > AAAA AAAA | xx 1 x |
| BTST | 15, A0 | > AAAAAAAA | xx 0 x |
| BTST | 31,A0 | > AAAA AAAA | xx 0 x |
| BTST | 0,AO | >FFFF FFFF | xx 0 x |
| BTST | 15,A0 | >FFFF FFFF | xxOx |
| BTST | 31,A0 | >FFFF FFFF | xx 0 x |
| BTST | $0, \mathrm{AO}$ | >0000 0000 | $\mathrm{xx1x}$ |
| BTST | 15, A0 | $>00000000$ | xx 1 x |
| BTST | 31, A0 | >0000 0000 | xx 1 x |

Syntax BTST <Rs>,<Rd>
Execution Set status on value of bit (Rs) in Rd
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 |  | Rs | R |  | Rd |  |  |  |

Operands Rs contains the number of the bit in Rd to be tested.


Description BTST tests the specified destination register bit and sets status bit $Z$ accordingly. The five LSBs of the source register specify the bit to be tested (the 27 MSBs are ignored).

The source and destination registers must be in the same register file.
Words $\quad 1$

## Machine

States 2,5

Status Bits N Unaffected
C Unaffected
$\mathbf{Z} 1$ if the bit tested is 0,0 if the bit tested is 1 .
$\checkmark$ Unaffected

| Examples | Code |  | Before |  | After |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A1 | AO | NCZV |
|  | BTST | A1, A0 | $>00000000$ | >5555 5555 | $\mathrm{x} \times 0 \mathrm{x}$ |
|  | BTST | A1, A0 | $>0000000 \mathrm{~F}$ | $>55555555$ | $x \times 1 \mathrm{x}$ |
|  | BTST | A1, A0 | $>0000001 \mathrm{~F}$ | >5555 5555 | $\mathrm{x} \times 1 \mathrm{x}$ |
|  | BTST | A1, A0 | $>00000000$ | > AAAA AAAA | $\mathrm{x} \times 1 \mathrm{x}$ |
|  | BTST | A1, A0 | $>0000000 \mathrm{~F}$ | > AAAA AAAA | $x \times 0 \mathrm{x}$ |
|  | BTST | A1, A0 | $>0000001 \mathrm{~F}$ | > AAAA AAAA | $x \times 0 \times$ |
|  | BTST | A1, A0 | > FFFF FF8F | >FFFF 7FFF | $\mathrm{x} \times 0 \mathrm{x}$ |
|  | BTST | A1, A0 | $>00000000$ | > FFFFF FFFF | $\mathrm{x} \times 0 \mathrm{x}$ |
|  | BTST | A1, A0 | $>0000000 \mathrm{~F}$ | >FFFF FFFF | $\mathrm{x} \times 0 \mathrm{x}$ |
|  | BTST | A1, A0 | $>0000001 \mathrm{~F}$ | >FFFF FFFF | $\mathrm{x} \times 0 \mathrm{x}$ |
|  | BTST | A1, A0 | >0000 0000 | > 00000000 | $\mathrm{x} \times 1 \mathrm{x}$ |
|  | BTST | A1, A0 | $>0000000 \mathrm{~F}$ | $>00000000$ | $\mathrm{x} \times 1 \mathrm{x}$ |
|  | BTST | A 1, A0 | $>0000001 \mathrm{~F}$ | > 00000000 | $\mathrm{x} \times 1 \mathrm{x}$ |

Syntax CALL <Rs>
Execution $\left(\mathrm{PC}^{\prime}\right) \rightarrow$ TOS
(Rs) $\rightarrow \mathrm{PC}$
$(S P)-32 \rightarrow S P$
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | :--- |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | $R$ |  | Rs |  |  |

Description CALL pushes the address of the next instruction ( $\mathrm{PC}^{\prime}$ ) onto the stack, then jumps to a subroutine whose address is contained in the source register. This instruction can be used for indexed subroutine calls. Note that when Rs is the SP, Rs is decremented after being written to the PC (the PC contains the original value of Rs).

The TMS34010 always sets the four LSBs of the program counter to 0, so instructions are always word aligned.

The stack pointer (SP) points to the top of the stack; the stack is located in external memory. The stack grows in the direction of decreasing linear address. $\mathrm{PC}^{\prime}$ is pushed onto the stack and the SP is predecremented by 32 before the return address is loaded onto the stack. Stack pointer alignment affects timing as indicated in Machine States, below.

Use the RETS instruction to return from a subroutine.

## Words <br> 1

Machine States
$3+(3), 9$ (SP aligned)
$3+(9), 15$ (SP nonaligned)
Status Bits $N$ Unaffected
C Unaffected
$Z$ Unaffected
V Unaffected
Example CALL AO

| Before |  |  | After |  |
| :---: | :---: | :---: | :---: | :---: |
| A0 | PC | SP |  | SP |
| $>01234560>$ | >4442210 | >OFOO 0020 | $>01234560$ | >0F00 0000 |

Memory will contain the following values after instruction execution:

| $\quad$ Address | Data |
| :--- | :--- |
| $>0$ FOO 0010 | $>2220$ |
| $>0$ F00 0020 | $>0444$ |


| Syntax | CALLA <Address> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | $\begin{aligned} & \left(\mathrm{PC}^{\prime}\right) \rightarrow \text { TOS } \\ & \text { Address } \rightarrow \mathrm{PC} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | 15 | $5 \quad 14$ | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
|  | Address (LSW) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Address (MSW) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Operands Address is a 32-bit absolute address.
Description CALLA pushes the address of the next instruction ( $\mathrm{PC}^{\prime}$ ) onto the stack, then jumps to the address contained in the two extension words. This instruction is used for long (greater than $\pm 32 \mathrm{~K}$ words) or externally referenced calls.

The lower four bits of the program counter are always set to 0 , so instructions are always word-aligned.

The stack pointer (SP) points to the top of the stack; the stack is located in external memory. The stack grows in the direction of decreasing linear address. $P C^{\prime}$ is pushed onto the stack and the SP is predecremented by 32 before the return address is loaded onto the stack. Stack pointer alignment affects timing as indicated in Machine States, below.

Use the RETS instruction to return from a subroutine.
Words 3
Machine
States $4+(2), 15$ (SP aligned)
$4+(8), 21$ (SP nonaligned)
Status Bits $N$ Unaffected
C Unaffected
Z Unaffected
V Unaffected
Example CALLA $>01234560$

| Before |  |  |  |
| :--- | :--- | :--- | :--- |
| PC | After |  |  |
| $>0442210$ | SP | PC | SP |
|  | $>0 F 000020$ | $>01234560$ | $>0 F 000000$ |

Memory will contain the following values after instruction execution:

| $\quad$ Address | Data |
| :---: | :--- |
| $>$ OFOO 0010 | $>2240$ |
| $>0$ FOO 0020 | $>0444$ |


| Syntax | CALLR <Address> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | $\left(\mathrm{PC}^{\prime}\right) \rightarrow$ TOS <br> $\mathrm{PC}^{\prime}+$ (Displacementx16) $\rightarrow \mathrm{PC}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | 15 |  | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 0 |  | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
|  | Displacement |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Operands <br> Address is a 32 -bit address within $\pm 32 \mathrm{~K}$ words $(-32,768$ to 32,767$)$ of

Description $\mathrm{PC}^{\prime}$.

CALLR pushes the address of the next instruction ( $\mathrm{PC}^{\prime}$ ) onto the stack, then jumps to the subroutine at the address specified by the sum of the next instruction address and the signed word displacement. This instruction is used for calls within a specified module or section.

The displacement is computed by the assembler as (Address - $\mathrm{PC}^{\prime}$ )/16. The address must be defined within the section and within $-32,768$ to 32,767 words of the instruction following CALLR. The assembler will not accept an address value that is externally defined or defined within a different section than $\mathrm{PC}^{\prime}$.

The lower four bits of the program counter are always set to 0 , so instructions are always word aligned.

The stack pointer (SP) points to the top of the stack; the stack is located in external memory. The stack grows in the direction of decreasing linear address. The PC is pushed on to the stack and the SP is predecremented by 32 before the return address is loaded onto the stack. Stack pointer alignment affects timing as indicated in Machine States, below.

Use the RETS instruction to return from a subroutine.
Words 2

Machine
States
$3+(2), 11$ (SP aligned)
$3+(8), 17$ (SP nonaligned)
Status Bits $\quad \mathbf{N}$ Unaffected
C Unaffected
2 Unaffected
V Unaffected
Examples

Syntax CLR <Rd>

Execution (Rd) XOR (Rd) $\rightarrow$ Rd
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 |  | Rd |  | R |  | Rd |  |  |  |

Description CLR clears the destination register by XORing the contents of the register with itself. This is an alternate mnemonic for XOR Rd, Rd.

Words 1

Machine
States
1,4
Status Bits N Unaffected
C Unaffected
Z 1
V Unaffected

| Examples | Code | Before | After |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  | A0 | A0 | NCZV |
|  | CLR AO | $>$ FFFF FFFF | $>00000000$ | $x \times 1 \mathrm{x}$ |
|  | CLR AO | $>00000001$ | $>00000000$ | $x \times 1 \mathrm{x}$ |
|  | CLR AO | $>80000000$ | $>00000000$ | $x \times 1 \mathrm{x}$ |
|  | CLR AO | $>$ AAAA AAAA | $>00000000$ | $x \times 1 \mathrm{x}$ |


| Syntax | CLRC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | $0 \rightarrow \mathrm{C}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | $\begin{array}{llllll}15 & 14 & 13 & 12 & 11 & 10\end{array}$ |  |  |  |  | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| Description | CLRC sets the status carry bit (C) to 0 . The rest of the status register is unaffected. The SETC instruction is a counterpart to this instruction. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | This instruction is useful for returning a true/false value (in the carry bit) from a subroutine without using a general-purpose register. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Words | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Machine States$1,4$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Status Bits | N Unaffected <br> C 0 <br> Z Unaffected <br> $\checkmark$ Unaffected |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Examples | Code | Before |  |  |  |  |  | After |  |  |  |  |  |  |  |
|  | CLRC |  | ST | $0000$ |  | nCZV <br> 1111 |  |  | T 000 |  |  | $\begin{aligned} & \text { NCZV } \\ & 1011 \end{aligned}$ |  |  |  |
|  | CLRC |  | 4000 | 0010 |  | 0100 |  |  | 0000 | 010 |  | 0000 |  |  |  |
|  | CLRC |  | B000 | 001F |  | 1011 |  |  | 000 | 001F |  | 011 |  |  |  |

Syntax CMP <Rs>,<Rd>
Execution Set status bits on the result of (Rd) - (Rs)
Encoding

Description CMP subtracts the contents of the source register from the contents of the destination register and sets the condition codes accordingly. Both the source and destination registers remain unaffected. This instruction is often used in conjunction with the JAcc or JRcc conditional jump instructions.
The source and destination registers must be in the same register file.

## Words

Machine
States
1,4
Status Bits $\quad \mathbf{N} 1$ if the resuit is negative, $O$ otherwise.
C 1 if a there is a borrow, 0 otherwise.
Z 1 if the result is 0,0 otherwise.
V 1 if there is an overflow, $O$ otherwise.

| Examples | Code | Before |  | After | Jumps Taken |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A1 | A0 | NCZV |  |
|  | CMP A1, AO | > 00000001 | > 00000001 | 0010 | UC,NN,NC,Z,NV,LS,GE,LE,HS |
|  | CMP A1, AO | $>00000001$ | > 00000002 | 0000 | UC,NN,NC,NZ,NV,P,HI,GE,GT,HS |
|  | CMP A1, A0 | $>00000001$ | > FFFF FFFF | 1000 | UC, N, NC, NZ, NV, P, HI, LT,LE, HS |
|  | CMP A1, A0 | > 00000001 | >8000 0000 | 0001 | UC, NN, NC, NZ, V, HI, LT, LE, HS |
|  | CMP A1, AO | > FFFFF FFFF | > 7FFF FFFF | 1101 | UC,N,C,NZ,V,LS,GE,GT,LO |
|  | CMP A1, AO | $>$ FFFF FFFF | $>80000000$ | 1100 | UC, N, C, NZ, NV,LS,LT,LE,LO |
|  | CMP A1,AO | $>80000000$ | > 7FFF FFFF | 1101 | UC,N,C,NZ,V,LS,GE,GT,LO |


| Syntax | CMPI </W>, <Rd>[,W] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | Set status bits on the result of (Rd) - IW |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | R |  |  |  |  |
|  | ~IW |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Operands IW is a 16-bit signed immediate value.
Description CMPI subtracts the sign-extended, 16-bit immediate data from the contents of the destination register and sets the condition codes accordingly. The destination register remains unaffected.

The assembler places the 1 's complement of the specified value into the extension word (~IW).

The assembler will use the short form if the immediate value has been previously defined and is in the range $-32,768 \leq$ IW $\leq 32,767$. You can force the assembler to use the short form by following the register specification with $W$ :

> CMPI <IW>,<Rd>,W

The assembler will truncate the upper bits and issue an appropriate warning message if the value is greater than 16 bits.

This instruction is often used in conjunction with the JAcc or JRcc conditional jump instructions.

## Words 2

Machine
States
2,8
Status Bits N 1 if the result is negative, 0 otherwise.
C 1 if there is a borrow, 0 otherwise.
$\mathbf{Z} 1$ if the result is 0,0 otherwise.
V 1 if there is an overflow, 0 otherwise.

| Examples | Code |  | Before |  | After Jumps Taken |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | Ao |  | NCZV |

Syntax CMPI <IL>, $<R d>[$ L $]$

Execution Set status bits on the result of (Rd) - IL

Encoding


Operands IL is a 32-bit immediate value.
Description
CMPI subtracts the signed, 32-bit immediate data from the contents of the destination register and sets the condition codes accordingly. The destination register remains unaffected.

The assembler places the 1 's complement of the specified value into the extension words (~IL).

The assembler will use this opcode if it can not use the short form. You can force the assembler to use the long form by following the register specification with L:
CMPI <IL>,<Rd>,I

This instruction is often used in conjunction with the JAcc or JRec conditional jump instructions.
Words 3
Machine
States
3,12
Status Bits N 1 if the result is negative, 0 otherwise.
C 1 if there is a borrow, 0 otherwise.
Z 1 if the result is 0,0 otherwise.
V 1 if there is an overflow, 0 otherwise.

| Examples | Code |  | Before | After | Jumps Taken |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A0 | NCZ V |  |
|  | CMPI | >8000, A0 | >0000 8001 | 0000 | UC,NN, NC, NZ, NV, P, HI,GE,GT, HS |
|  | CMPI | >8000, A0 | > 00008000 | 0010 | UC,NN,NC, Z,NV,LS,GE,LE, HS |
|  | CMPI | >8000, A0 | > 0000 7FFF | 1100 | UC,N, C, NZ, NV, LS, LT, LE,LO |
|  | CMPI | >8000, A0 | > FFFF FFFF | 1000 | UC, N, NC, NZ, NV, P, HI,LT,LE, HS |
|  | CMPI | >8000, AO | $>8000$ 7FFF | 0001 | UC, NN, NC, NZ, V, HI, LT,LE, HS |
|  | CMPI | >FFFFTFFF, AO | $>00000000$ | 0100 | UC,NN,C,NZ,NV,P,LS, GE,GT,LO |
|  | CMPI | >FFFF 7 FFE , AO | > FFFF 7FFF | 0000 | UC,NN,NC,NZ,NV,P,HI,GE,GT, HS |
|  | CMPI | >FFFF7FFE, A0 | > FFFF 7FFE | 0010 | UC,NN, NC,Z, NV,LS, GE,LE, HS |
|  | CMPI | $>$ FFFFTFFE, A0 | $>$ FFFF 7FFD | 1100 | UC, N, C, NZ,NV,LS,LT,LE,LO |
|  | CMPI | >FFFF 7 FFF , A. 0 | $>$ 7FFF 7FFF | 1101 | UC,N, C, NZ, V, LS,GE,GT,LO |

Syntax CMPXY <Rs>, <Rd>
Execution Set status bits on the results of:

$$
\begin{aligned}
& (\operatorname{Rd} \mathbf{X})-(\operatorname{Rs} X) \\
& (\operatorname{Rd} \mathbf{Y})-(\operatorname{Rs} Y)
\end{aligned}
$$

Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 |  | Rs | R | Rd |  |  |  |  |  |

Description CMPXY compares the source register to the destination register in XY mode and sets the status bits as if a subtraction had been performed. The registers themselves remain unaffected. The source and destination registers are treated as signed XY registers. Note that no overflow detection is provided.

The source and destination registers must be in the same register file.

## Words

1

## Machine

States

$$
1,4
$$

Status Bits $\quad \mathbf{N} \quad 1$ if source X field $=$ destination X field, 0 otherwise.
C Sign bit of $Y$ half of the result.
$Z 1$ if source $Y$ field = destination $Y$ field, 0 otherwise.
$V$ Sign bit of $X$ half of the result.
Examples

Code

|  | A1 | A0 | NCZ |  |
| :---: | :---: | :---: | :---: | :---: |
| CMPXY AI, AO | >0009 0009 | >0001 0001 | 0101 | NN, C, NZ, V, LS, LT |
| CMPXY A1,AO | >0009 0009 | >0009 0001 | 0011 | NN,NC,Z,V,LS,LT |
| CMPXY AI,AO | >0009 0009 | >0001 0009 | 1100 | N,C,NZ,NV,LS,LT |
| CMPXY A1,A0 | >0009 0009 | >0009 0009 | 1010 | N,NC,Z,NV,LS,LT |
| CMPXY A1,A0 | >0009 0009 | >0000 0010 | 0100 | NN, C, NZ, NV,LS, GE |
| CMPXY AI,AO | >0009 0009 | >0009 0010 | 0010 | NN, NC, Z, NV,LS,GE |
| CMPXY A1,A0 | >0009 0009 | >0010 0000 | 0001 | NN,NC, NZ, V, HI, LT |
| CMPXY AI,A0 | >0009 0009 | >0010 0009 | 1000 | N,NC,NZ,NV, HI,LT |
| CMPXY A1,A0 | >0009 0009 | $>00100010$ | 0000 | NN,NC,NZ,NV,HI, |

Syntax CPW <Rs>,<Rd>
Execution Point Code $\rightarrow$ Rd
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 |  | Rs | R |  | Rd |  |  |  |

Description
CPW compares a point represented by an XY value in the source register to the window limits in the WSTART and WEND registers. The contents of the source register are treated as an XY address that consists of 16-bit signed $X$ and $Y$ values. WSTART and WEND are also treated as signed XY-format registers. WSTART and WEND should contain positive values; negative values produce unpredictable results. The location of the point with respect to the window is encoded as follows and loaded into the destination register.


Note that the five LSBs of the destination register are set to 0 so that Rd can be used as an index into a table of 32-bit addresses.

This instruction can also be used to trivially reject lines that do not intersect with a window. The CPW codes for the two points defining the line are ANDed together. If the result is nonzero, then the line must lie completely outside the window (and does not intersect it). A 0 result indicates that the line may intersect the window, and a more rigorous test must be applied.

The source and destination registers must be in the same register file.

## Implied Operands

| B File Registers |  |  |  |
| :---: | :---: | :---: | :--- |
| Register | Name | Format | Description |
| B5 | WSTART | XY | Window start. Defines inclusive starting <br> corner of window (lesser value corner). |
| B6 | WEND | XY | Window end. Defines inclusive ending <br> corner of window (greater value corner). |

Words $\quad 1$
Machine
States

```
Status Bits N Unaffected
C Unaffected
Z Unaffected
V 1 if point lies outside window, 0 otherwise.
```

Examples You must select appropriate implied operand values before executing the instruction. In this example, the implied operands are set up as follows, specifying a block of 36 pixels.

$$
\begin{array}{ll}
\text { WSTART } & =5,5 \\
\text { WEND } & =A, A
\end{array}
$$

CPW A1,AO

| Before | After |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| A1 | NCZV | A0 |  | NCZV |
| >0004 0004 | $\mathrm{x} \times \times 0$ | >0000 | 00A0 | $\mathrm{x} \times \times 1$ |
| $>00040005$ | $x \times \times 0$ | $>0000$ | 0080 | $\mathrm{x} \times \times 1$ |
| $>0004000 \mathrm{~A}$ | $x \times \times 0$ | >0000 | 0080 | $x \times \times 1$ |
| $>0004$ 000B | $x \times \times 1$ | $>0000$ | 00C0 | $x \times \times 1$ |
| $>00050004$ | $\mathrm{x} \times \times 1$ | $=0000$ | 0020 | $\times \times \times 1$ |
| $>00050005$ | $x \times \times 0$ | >0000 | 0000 | $\times \times \times 0$ |
| $>0005000 \mathrm{~A}$ | $x \times \times 0$ | $>0000$ | 0000 | $\mathrm{x} \times \times 0$ |
| $>0005000 \mathrm{~B}$ | $\mathrm{x} \times \times 0$ | $>0000$ | 0040 | $\mathrm{x} \times \times 1$ |
| $>000$ A 0004 | $x \times \times 0$ | >0000 | 0020 | $\times \times \times 1$ |
| $>000$ A 0005 | $\mathrm{x} \times \times 1$ | $>0000$ | 0000 | $\mathrm{xx} \mathrm{\times 0}$ |
| $>000 \mathrm{~A} 000 \mathrm{~A}$ | $\mathrm{x} \times \times 1$ | $>0000$ | 0000 | $\mathrm{x} \times \times 0$ |
| $>000 \mathrm{~A} 000 \mathrm{~B}$ | $\times \times \times 0$ | $>0000$ | 0040 | $x \times \times 1$ |
| >000B 0004 | $\mathrm{x} \times \times 0$ | $>0000$ | 0120 | $x \times \times 1$ |
| $>000 \mathrm{~B} 0005$ | $\mathrm{x} \times \times 0$ | $>0000$ | 0100 | $\mathrm{x} \times \times 1$ |
| $>000 \mathrm{~B} 000 \mathrm{~A}$ | $\mathrm{x} \times \times 0$ | $>0000$ | 0100 | $\mathrm{x} \times \times 1$ |
| >000B 000E | $x \times \times 0$ | $>0000$ | 0140 | $\mathrm{xx} \mathrm{\times 1}$ |

Syntax CVXYL <Rs>,<Rd>
Execution (Rs XY) $\rightarrow$ Rd (Linear)
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 |  |  |  |  | R |  |  |  |  |

Operands Rs The source register contents are treated as an XY address that contains signed 16 -bit $X$ and $Y$ values. The $X$ value must be positive.

Description CVXYL converts an XY address to a linear address. The source register contains an XY address. The $X$ value occupies the 16 LSBs of the register and the Y value occupies the 16 MSBs . This is converted into a 32 -bit linear address which is stored in the destination register. The following conversion formula is used:

$$
\text { Address }=(Y \times \text { Display Pitch }) \text { OR }(X \times \text { Pixel Size })+\text { Offset }
$$

Since the TMS34010 restricts the screen pitch and pixel size to powers of two (for XY addressing), the multiply operations in this conversion are actually shifts. The offset value is in the OFFSET register. The CONVDP value is used to determine the shift amount for the Y value, while the PSIZE register determines the X shift amount.

The source and destination registers must be in the same register file.
Implied Operands

| B File Registers |  |  |  |
| :---: | :---: | :--- | :---: |
| Register | Name | Format | Description |
| B3 | DPTCH | Linear | Destination pitch |
| B4 | OFFSET | Linear | Screen origin (location 0,0) |
| 1/O Registers |  |  |  |
| Address | Name | Description and Elements (Bits) |  |
| $>$ C0000140 | CONVDP | XY-to-linear conversion (destination pitch) |  |
| $>$ C0000150 | PSIZE | Pixel size (1,2,4,8,16) |  |

## Words

Machine
States

## 3,6

Status Bits $\quad \mathbf{N}$ Unaffected
C Unaffected
$Z$ Unaffected
V Unaffected

## Examples

| Code | Before |  | After |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | AO |  | OFFSET | PSIZE | CONVDP | A1 |
| CVXYL AO, A1 | $>00400030$ | $>00000000>0010$ | $>0014$ | $>00020300$ |  |  |
| CVXYL AO,A1 | $>00400030$ | $>00000000>0008$ | $>0014$ | $>00020180$ |  |  |
| CVXYL A0,A1 | $>00400030$ | $>00000000$ | $>0004$ | $>0014$ | $>00020000$ |  |
| CVXYL A0,A1 | $>00400030$ | $>00008000$ | $>0004$ | $>0014$ | $>00028000$ |  |
| CVXYL A0,A1 | $>00400030$ | $>0 F 000000$ | $>0004$ | $>0014$ | $>0 F 020000$ |  |
| CVXYL A0,A1 | $>00400030$ | $>00000000$ | $>0002$ | $>0014$ | $>00020060$ |  |
| CVXYL A0,A1 | $>00400030$ | $>00000000$ | $>0001$ | $>0014$ | $>00020030$ |  |
| CVXYL A0,A1 | $>00400030$ | $>00000000$ | $>0001$ | $>0013$ | $>00040030$ |  |
| CVXYL A0,A1 | $>00400030$ | $>00000000>0001$ | $>0015$ | $>00010000$ |  |  |

CONVDP $=>0013$ corresponds to DPTCH $=>00001000$
CONVDP $=>0014$ corresponds to DPTCH $=>00000800$
CONVDP $=>0015$ corresponds to DPTCH $=>00000400$
Syntax DEC <Rd>

Execution (Rd) - $1 \rightarrow$ Rd

| Encoding | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | $R$ |  | Rd |  |  |  |

Description DEC subtracts 1 from the contents of the destination register; the result is stored in the destination register. This instruction is an alternate mnemonic for SUBK 1,Rd.

Multiple-precision arithmetic can be accomplished by using this instruction in conjunction with the SUBB instruction.

Words $\quad 1$

## Machine

States 1,4
Status Bits $\quad \mathbf{N} 1$ if the result is negative, 0 otherwise.
C 1 if there is a borrow, 0 otherwise.
Z 1 if the result is 0,0 otherwise.
V 1 if there is an overflow, 0 otherwise.

| Examples | Code | Before |  | After |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | A1 |  | A1 | NCZV |
|  | DEC A1 | $>00000010$ | $>0000000 F$ | 0000 |  |
|  | DEC A1 | $>00000001$ | $>00000000$ | 0010 |  |
|  | DEC A1 | $>00000000$ | $>F F F F F F F F$ | 1100 |  |
|  | DEC A1 | $>$ FFFF FFFF | $>$ FFFF FFFE | 1000 |  |
|  | DEC A1 | $>80000000$ | $>7 F F F F F F F$ | 0001 |  |

Syntax DINT

Execution $0 \rightarrow I E$

| Encoding | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

Description DINT disables interrupts by setting the global interrupt enable bit (IE, status bit 21) to 0 . All interrupts except reset and NMI are disabled; the interrupt enable mask in the INTENB register is ignored. The remainder of the status register is unaffected.

The EINT instruction enables interrupts.
Words $\quad 1$
Machine
States 3,6
Status Bits $\mathbf{N}$ Unaffected
C Unaffected
$Z$ Unaffected V Unaffected IE 0

| Examples | Code | Before | After |
| :--- | :--- | :--- | :--- |
|  |  | ST | ST |
|  | DINT | $>00000010$ | $>00000010$ |
|  | DINT | $>00200010$ | $>00000010$ |



Operands Rs is a 32-bit signed divisor.
Rd is a 32 -bit signed dividend, or the most significant half of a 64-bit signed dividend.

## Description There are two cases:

Rd Even DIVS performs a signed divide of the 64-bit operand contained in the two consecutive registers, starting at the specified destination register, by the 32 -bit contents of the source register. The specified even-numbered destination register, Rd, contains the 32 MSBs of the dividend. The next consecutive register (which is odd-numbered) contains the 32 LSBs of the dividend. The quotient is stored in the destination register, and the remainder is stored in the following register ( $\mathrm{Rd}+1$ ). The remainder is always the same sign as the dividend (in $\mathrm{Rd}: \mathrm{Rd}+1$ ). Avoid using A14 or B14 as the destination register, since this overwrites the SP; the assembler will issue a warning in this case.

Rd Odd DIVS performs a signed divide of the 32 -bit operand contained in the destination register by the 32-bit value in the source register. The quotient is stored in the destination register; the remainder is not returned.

The source and destination registers must be in the same register file.

## Words $\quad 1$

## Machine

States $\quad 40,43$ (Rd even)
39,42 (Rd odd)
41,44 if result $=>80000000$
7,10 if $(R d) \geq(R s)$ or $(R s) \leq 0$
Status Bits $\quad \mathbf{N} 1$ if the quotient is negative, 0 otherwise.
C Unaffected
Z 1 if the quotient is 0,0 otherwise.
V 1 if quotient overflows (cannot be represented by 32 bits), 0 otherwise. The following conditions will set the overflow flag:

## - Divisor is 0

- Quotient cannot be contained within 32 bits

Examples
DIVS A2,AO

## Before

|  | AO | A2 |
| :--- | :--- | :--- |
| $>12345678$ | $>87654321$ | $>87654321$ |
| $>$ EDCB A987 | $>789 A B C D F$ | $>87654321$ |
| $>$ EDCBA987 | $>789 A B C D F$ | $>789 A B C D F$ |
| $>12345678$ | $>87654321$ | $>789 A B C D F$ |
| $>12345678$ | $>87654321$ | $>00000000$ |
| $>00000000$ | $>00000000$ | $>00000000$ |
| $>00000000$ | $>00000000$ | $>87654321$ |
| $>87654321$ | $>00000000$ | $>87654321$ |

DIVS A2,A1

| Before |  |  |
| :---: | :---: | :---: |
| A0 | A1 | A2 |
| >0000 0000 | >8765 4321 | >1234 5678 |
| >0000 0000 | >8765 4321 | > EDCB A988 |
| $>00000000$ | >789A BCDF | > EDCB A988 |
| >0000 0000 | >789A BCDF | >1234 5678 |
| >0000 0000 | >8765 4321 | >0000 0000 |
| >0000 0000 | >0000 0000 | >0000 0000 |

## Before

## After

| A0 | A1 | A2 | NCZV |
| :---: | :---: | :---: | :---: |
| $>00000000$ | $>$ PFFF FFFA | $>12345678$ | $1 \times 00$ |
| $>00000000$ | $>0000$ 0006 | $>$ EDCB A988 | $0 \times 00$ |
| $>00000000$ | $>$ FFFF FFFA | $>$ EDCB A988 | $1 \times 00$ |
| $>00000000$ | $>00000006$ | $>12345678$ | $0 \times 00$ |
| $>00000000$ | $>87654321$ | $>00000000$ | $0 \times 01$ |
| $>00000000$ | $>00000000$ | $>00000000$ | $0 \times 01$ |

Syntax DIVU <Rs>,<Rd>

Execution Rd Even: (Rd):(Rd+1)/(Rs) $\rightarrow$ Rd, remainder $\rightarrow R d+1$
Rd Odd: (Rd)/(Rs) $\rightarrow$ Rd
Encoding

Operands $\quad \mathbf{R s}$ is a 32-bit unsigned divisor.
Rd is a 32 -bit unsigned dividend or the most significant half of a 64-bit unsigned divisor.

Description There are two cases:
Rd Even DIVU performs an unsigned divide of the 64-bit operand contained in the two consecutive registers, starting at the destination register, by the 32 -bit contents of the source register. The specified even-numbered destination register, Rd, contains the 32 MSBs of the dividend. The next consecutive register (which is odd-numbered) contains the 32 LSBs of the dividend. The quotient is stored in the destination register, and the remainder is stored in the following register (Rd+1). Avoid using A14 or B14 as the destination register, since this overwrites the SP; the assembler will issue a warning in this case.

Rd Odd DIVU performs an unsigned divide of the 32-bit operand contained in the destination register by the 32-bit value in the source register. The quotient is stored in the destination register; the remainder is not returned.

The source and destination registers must be in the same register file.
Words $\quad 1$
Machine
States

## Status Bits N Unaffected

C Unaffected
Z 1 if the quotient is 0,0 otherwise.
V 1 if quotient overflows (cannot be represented by 32 bits), 0 otherwise. The following conditions set the overflow flag:

- Divisor is 0
- Quotient cannot be contained within 32 bits


## Examples

DIVU A2,AO

## Before

|  | A0 | A1 |
| :--- | :--- | :--- |
| $>12345678$ | $>87654321$ | $>$ A2 |
| $>12345678$ BCDF |  |  |
| $>00000000$ | $>87654321$ | $>00000000$ |
| $>00000000$ | $>00000000$ |  |
| $>00000000$ | $>00000000$ | $>87654321$ |
| $>87654321$ | $>00000000$ | $>87654321$ |

## After

| $\quad$ AO | A1 | A2 | NCZV |
| :---: | :---: | :---: | :---: |
| $>26 A 4$ 39F6 | $>15 \mathrm{CA} 1$ DD7 | $>789 \mathrm{~A}$ BCDF | $\times \times 00$ |
| $>12345678$ | $>87654321$ | $>00000000$ | $\times \times 01$ |
| $>00000000$ | $>00000000$ | $>00000000$ | $\times \times 01$ |
| $>00000000$ | $>00000000$ | $>87654321$ | $\times \times 10$ |
| $>87654321$ | $>00000000$ | $>87654321$ | $\times \times 01$ |

DIVU A2,A1

| Before |  |  |
| :---: | :---: | :---: |
| A0  A1 <br> $>00000000$ $>789 A$ A2 BCDF$>12345678$ |  |  |
| $>00000000$ | $>12345678$ | $>00000000$ |
| $>0000$ | 0000 | $>0000$ |
| $>0000$ | $>0000$ | 0000 |
| $>00000000$ | $>0000$ | 0000 |
| $>00000000$ | $>87654321$ | $>87654321$ |
|  |  |  |

$\left.\begin{array}{cccc}\text { After } & & & \\ \begin{array}{c}\text { A0 }\end{array} & \text { A1 } & \text { A2 } & \text { NCZV } \\ >00000000 & >00000006 & >12345678 & \times \times 00 \\ >00000000 & >12345678 & >00000000 & \times \times 01 \\ >00000000 & >00000000 & >00000000 & \times \times 01 \\ >00000000 & >00000000 & >87654321 & \times \times 10 \\ >00000000 & >0000 & 0001 & >87654321\end{array}\right) \times \times 00$


## Pixel

Processing

Set the PPOP field in the CONTROL register to select a pixel processing operation. This operation will be applied to the pixel as it is moved to the destination location. At reset, the default pixel processing operation is replace ( $\mathrm{S} \rightarrow \mathrm{D}$ ). For more information, see Section 7.7, Pixel Processing, on page 7-15.

## Window <br> Checking

Select a window checking mode by setting the $W$ bits in the CONTROL register. If you select an active window checking mode ( $\mathrm{W}=1,2$, or 3 ), the WSTART and WEND registers will define the XY starting and ending corners of a rectangular window. The $X$ and $Y$ values in both WSTART and WEND must be positive.

When the TMS34010 attempts to write a pixel inside or outside a defined value, the following actions may occur:
$\mathbf{W}=\mathbf{0}$ No window operation. The pixel is drawn and the WVP and $V$ bits are unaffected.
$\mathbf{W}=1$ Window hit. No pixels are drawn. The $V$ bit is set to 0 if the pixel lies within the window; otherwise, it is set to 1.
$\mathbf{W}=2$ Window miss. If the pixel lies outside the window, the WVP and V bits are set to 1 and the instruction is aborted (no pixels are drawn). Otherwise, the pixel is drawn and the V bit is set to 0.
$\mathbf{W}=3$ Window clip. If the pixel lies outside the window, the $V$ bit is set to 1 and the instruction is aborted (no pixels are drawn). Otherwise, the pixel is drawn and the $V$ bit is set to 0 .

For more information, see Section 7.10, Window Checking, on page 7-25.
Transparency Transparency can be enabled for this instruction by setting the $T$ bit in the CONTROL register to 1 . The TMS34010 checks for 0 -valued (transparent) pixels resulting from the combination of the source and destination pixels, according to the selected pixel processing operation. At reset, the default case for transparency is off.

Plane Mask The plane mask is enabled for this instruction.
Shift Register
When this instruction is executed and the SRT bit is set, normal memory read and write operations become SRT reads and writes. Refer to Section 9.9.2, Video Memory Bulk Initialization, on page 9-27 for more information.

## Words $\quad 1$

Machine
States The states consumed depend on the operation selected, as indicated below.

| Pixel Processing Operation |  |  |  |  |  | Window <br> Violation |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PSIZE | Replace | Boolean | ADD | ADDS | SUB | SUBS | MIN/MAX | W=1 | W $=2$ |
| W $=3$ |  |  |  |  |  |  |  |  |  |
| $1,2,4,8$ | $4+(3), 10$ | $6+(3), 12$ | $7+(3), 13$ | $7+(3), 13$ | $7+(3), 13$ | $8+(3), 14$ | $7+(3), 13$ | 5,8 | 3,6 |
| 16 | $4+(1), 8$ | $6+(1), 10$ | $6+(1), 10$ | $7+(1), 11$ | $7+(1), 11$ | $8+(1), 12$ | $7+(1), 11$ | 5,8 | 3,6 |
| 5,8 |  |  |  |  |  |  |  |  |  |

Status Bits N Unaffected
C Unaffected
Z Unaffected
$\checkmark 1$ if a window violation occurs, 0 otherwise; unaffected if window clipping is not used.

Examples These DRAV examples use the following implied operand setup.

## Register File B:

I/O Registers:
DPTCH (B3) $=>200$
CONVDP $=>0016$
$\operatorname{OFFSET}$ (B4) $=>00010000$
WSTART (B5) $=>00100000$
WEND (B6) $\quad=>003 \mathrm{C} 0040$
COLOR1 (B9) $\quad=>$ FFFF FFFF

Assume that memory contains the following values before instruction execution:

| Address | Data |
| :---: | :---: |
| $>00018040$ | $>8888$ |


| Code | Before |  | After |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | A1 | PSIZE | PP | W | PMASK | AO | $@>18040$ |
| DRAV A1, A0 | >0040 0040 | >0010 0010 | >0001 | 00000 | 00 | >0000 | >0050 0050 | >8889 |
| DRAV A1, A0 | >0040 0020 | >0010 0010 | >0002 | 00000 | 00 | >0000 | >0050 0030 | >888B |
| DRAV A1,A0 | >0040 0010 | >0010 0010 | >0004 | 00000 | 00 | >0000 | $>00500020$ | >888F |
| DRAV A1,A0 | >0040 0008 | >0010 0010 | >0008 | 00000 | 00 | >0000 | >0050 0018 | >88FF |
| DRAV A1,A0 | $>00400004$ | >0010 0010 | >0010 | 00000 | 00 | >0000 | >0050 0014 | >FFFF |
| DRAV A1,A0 | >0040 0004 | >0000 FFFF | >0010 | 01010 | 00 | >0000 | >0040 0003 | >0000 |
| DRAV A1,A0 | >0040 0004 | >FFFF 0000 | $>0010$ | 10011 | 00 | >0000 | >003F 0004 | >0000 |
| DRAV A1,A0 | >0040 0004 | >0001 0001 | >0010 | 00000 | 11 | $>0000$ | >0041 0005 | >0000 |
| DRAV A1,A0 | >0040 0004 | >0040 0004 | >0010 | 00000 | 00 | >00FF | $>00800008$ | >FFOO |

Syntax DSJ <Rd>,<Address>

Execution

Encoding

Operands

Description
(Rd) - $1 \rightarrow R d$
If (Rd) $\neq 0$, then (Displacement $\times 16$ ) $+\left(P^{\prime}\right) \rightarrow P C$
If $(R d)=0$, then go to next instruction

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | R |  |  |  |  |
| Displacement |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Rd contains the operand to be decremented.
Address is a 32 -bit address (within 32 K words).
DSJ decrements the contents of the destination register by 1. If this result is nonzero, then a jump is made relative to the current PC. The current PC points to the instruction word that immediately follows the second word of the DSJ instruction. The signed word displacement is converted to a bit displacement by multiplying by 16. The new PC address is then obtained by adding the resulting signed displacement (Displacement $\times 16$ ) to the address of the next instruction.

If the result of the destination register decrement is $\mathbf{0}$, then no jump is performed and the program continues execution at the next sequential instruction.

The displacement is computed by the assembler as (Address - $\mathrm{PC}^{\prime}$ )/16. The resulting jump range is $-32,768$ to $+32,767$ words. The specified 32 -bit address is converted by the assembler into the value required for the displacement field.

This instruction is useful for large loops involving a counter. For shorter loops, the assembler will translate this into a DSJS instruction.

## Words 2

Machine
States $\quad 3,9$ (Jump)
2,8 (No jump)
Status Bits $N$ Unaffected
C Unaffected
$Z$ Unaffected
V Unaffected

| Examples | Code | Before | After |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | A5 | A5 |  | Jump taken? |
|  | DSJ A5, LOOP | $>00000009$ | $>00000008$ | Yes |  |
|  | DSJ A5, LOOP | $>00000001$ | $>00000000$ | No |  |
|  | DSJ A5, LOOP | $>00000000$ | $>F F F F$ FFFF | Yes |  |


Operands Rd contains the operand to be conditionally decremented.

Address is a 32 -bit address (within 32 K words).
Description The DSJEQ instruction performs a conditional jump, based on an evaluation of the status $Z$ bit.

- If $\mathbf{Z}=\mathbf{1}$, the contents of the destination register are decremented by 1.
- If this result is nonzero, then a jump is made relative to the current PC. The current PC points to the instruction word that immediately follows the second word of the DSJ instruction. The signed word displacement is converted to a bit displacement by multiplying by 16 . The new PC address is then obtained by adding the resulting signed displacement (Displacement $\times 16$ ) to the address of the next instruction.
- If the result is 0 , then the jump is skipped and the program continues execution at the next sequential instruction.
- If $\mathbf{Z}=\mathbf{0}$, the jump is skipped, the program counter is advanced to the next sequential instruction, and the instruction completes.

The displacement is computed by the assembler as (Address - PC')/16. The resulting jump range is $-32,768$ to $+32,767$ words. The specified 32 -bit address is converted by the assembler into the value required for the displacement field.

This instruction can be used after an explicit or implicit compare to 0 . Additional information on these types of compares can be obtained in the CMP and CMPI, and MOVE-to-register instructions, respectively.

## Words 2

Machine
States
3,9 (Jump)
2,8 (No jump)
Status Bits $\mathbf{N}$ Unaffected
C Unaffected
$Z$ Unaffected
V Unaffected

| Examples | Code |  | Before |  | After |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A5 | NCZV | A5 | Jump taken? |
|  | DSJEQ | A5,LOOP | >0000 0009 | $\mathrm{x} \times 1 \mathrm{x}$ | $>00000008$ | Yes |
|  | DSJEQ | A5,LOOP | $>00000001$ | $\mathrm{x} \times 1 \mathrm{x}$ | $>00000000$ | - No |
|  | DSJEQ | A5, LOOP | >0000 0000 | $\mathrm{x} \times 1 \mathrm{x}$ | >FFFF FFFF | Yes |
|  | DSJEQ | A5, LOOP | >0000 0009 | xx 0 x | >0000 0009 | No |
|  | DSJEQ | A5, LOOP | >0000 0001 | $x \times 0 x$ | $>00000001$ | No |
|  | DSJEQ | A5, LOOP | $>00000000$ | xx 0 x | $>00000000$ | No |

Syntax DSJNE <Rd>,<Address>

Execution
If $(Z)=0$ then $(R d)-1 \overrightarrow{R d}$
If $($ Rd $) \neq 0$ then $\mathrm{PC}^{\prime}+($ Displacement $\times 16) \rightarrow \mathrm{PC}$
If $(R d)=0$ then go to next instruction
If $(Z)=1$ then to to next instruction
Encoding

Operands

Description The DSJNE instruction performs a conditional jump, based on an evaluation of the $Z$ bit.

- If $\mathbf{Z}=\mathbf{0}$, the contents of the destination register are decremented by 1.
- If this result is nonzero, then a jump is made relative to the current PC. The current PC points to the instruction word that immediately follows the second word of the DSJ instruction. The signed word displacement is converted to a bit displacement by multiplying by 16. The new PC address is then obtained by adding the resulting signed displacement (Displacement $\times 16$ ) to the address of the next instruction.
- If the result is 0 , then the jump is skipped and the program continues execution at the next sequential instruction.
- If $\mathbf{Z}=\mathbf{1}$, the jump is skipped, the program counter is advanced to the next sequential instruction, and the instruction completes.
The displacement is computed by the assembler as (Address - $\mathrm{PC}^{\prime}$ )/16. The resulting jump range is $-32,768$ to $+32,767$ words. The specified 32 -bit address is converted by the assembler into the value required for the displacement field.
This instruction can be used after an explicit compare or an implicit compare to 0 . Additional information on these types of compares can be obtained in the CMP, CMPI, and MOVE-to-register instructions.
Words 2
Machine
States

$$
\begin{aligned}
& 3,9 \text { (Jump) } \\
& 2,8 \text { (No jump) }
\end{aligned}
$$

Status Bits $N$ Unaffected
C Unaffected
Z Unaffected
$\checkmark$ Unaffected

| Examples | Code |  | Before | After |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A5 | NCZV | A5 | Jump taken? |
|  | DSJNE | A5, LOOP | >0000 0009 | $\mathrm{x} \times 1 \mathrm{x}$ | >0000 0009 | No |
|  | DSJNE | A5, LOOP | >0000 0001 | $\mathrm{xx1x}$ | >0000 0001 | No |
|  | DSJNE | A5, LOOP | $>00000000$ | $\mathrm{x} \times 1 \mathrm{x}$ | $>00000000$ | No |
|  | DSJNE | A5, LOOP | >0000 0009 | $\mathrm{x} \times 0 \mathrm{x}$ | $>00000008$ | Yes |
|  | DSJNE | A5,LOOP | >0000 0001 | xx 0 x | >0000 0000 | No |
|  | DSJNE | A5, LOOP | $>00000000$ | $\mathrm{x} \times 0 \mathrm{x}$ | >FFFF FFFF | Yes |

## DSJS Decrement Register and Skip Jump - Short

Syntax DSJS <Rd>,<Address>

Execution

Encoding

Operands

Description
(Rd) $-1 \rightarrow \mathrm{Rd}$
If $($ Rd $) \neq 0$ then $\mathrm{PC}^{\prime}+($ Displacement $\times 16) \rightarrow \mathrm{PC}$
If $(R d)=0$ then go to next instruction

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | ---: | ---: | ---: | ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | D |  | Displacement | R |  | Rd |  |  |  |  |  |

Rd contains the operand to be decremented.

Address is a 32 -bit address (within 32 K words).
DSJS performs a conditional jump; first, it decrements the contents of the destination register by 1.

- If this result is nonzero, then a jump is made relative to the current PC. The current PC points to the instruction word that immediately follows the second word of the DSJ instruction. The 5 -bit displacement is converted to a bit displacement by multiplying by 16.
- If the direction bit $D$ is 0 , the new PC address is then obtained by adding the resulting displacement to $P C^{\prime}$.
- If the direction bit $D$ is 1 , the new PC address is obtained by subtracting the resulting displacement from $\mathrm{PC}^{\prime}$. This provides a jump range of -32 to 32 words, excluding 0 .
- If the result of the decrement is $\mathbf{0}$, then the jump is skipped and program execution continues at the next sequential instruction.

The specified 32 -bit address is converted by the assembler into the value required for the displacement field. The displacement is computed by the assembler as (Address - $\mathrm{PC}^{\prime}$ )/16. This instruction is useful for coding tight loops for cache-resident routines.

Words $\quad 1$
Machine
States $\quad 2,5$ (Jump)
3,6 (No jump)
Status Bits $\quad \mathbf{N}$ Unaffected
C Unaffected
$Z$ Unaffected
$\checkmark$ Unaffected
Examples

| Code | Before |
| :--- | :--- |
|  | A5 |
| DSJS A5,LOOP | $>00000009$ |
| DSJS A5, LOOP | $>00000001$ |
| DSJS A5, LOOP | $>00000000$ |

After

| A5 | Jump taken? |
| :---: | :---: |
| $>00000008$ | Yes |
| $>00000000$ | No |
| $>$ FFFF FFFF | Yes |

## Syntax EINT

Execution $1 \rightarrow \mathrm{IE}$

Encoding $\quad$| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | :--- | :--- |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

Description EINT sets the global interrupt enable bit (IE) to 1, allowing interrupts to be enabled. When $I E=1$, individual interrupts can be enabled by setting the appropriate bits in the INTENB interrupt mask register. The rest of the status register is unaffected.

The DINT instruction disables interrupts.
Words $\quad 1$
Machine
States 3,6

Status Bits N Unaffected
C Unaffected
Z Unaffected
$\checkmark$ Unaffected
IE 1

| Examples | Code | Before | After |
| :--- | :--- | :--- | :--- |
|  |  | ST | ST |
|  | EINT | $>00000010$ | $>00200010$ |
|  | EINT | $>00200010$ | $>00200010$ |

Syntax EMU
Execution $S T \rightarrow R d$ and conditionally enter emulator mode

| Encoding | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | :--- |

Description The EMU instruction pulses the EMUA pin and samples the RUN/EMU pin. If the RUN/EMU pin is in the RUN state, the EMU instruction acts as a NOP. If the pin is in the EMU state, emulation mode is entered. This instruction is not intended for general use; refer to the TMS $34010 \times D S / 22$ User's Guide for more information.

Words
1

Machine
States $\quad 6,9$ (or more if EMU mode is entered)
Status Bits $\mathbf{N}$ Indeterminate
C Indeterminate
Z Indeterminate
V Indeterminate

Syntax EXGF $<R d>[,<F>]$
Execution $\quad(R d) \rightarrow$ FS0, FEO or $(R d) \rightarrow F S 1, F E 1$
FSO, FEO $\rightarrow$ (Rd) or FS1, FE1 $\rightarrow$ (Rd)
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 1 | 0 | 1 | F | 1 | 0 | 0 | 0 |  | Rd |  |  |  |

Operands $\quad F$ is an optional operand; it defaults to 0 .
$F=0$ selects $F S 0, F E 0$ to be exchanged.
$F=1$ selects $F S 1$, FE1 to be exchanged
Description EXGF exchanges the six LSBs of the destination register with the selected six bits of field information (field size and field extension). Bit 5 of the 6 -bit quantity in Rd is exchanged with the field extension value. The upper 26 bits of Rd are cleared.



Status Register
Words $\quad 1$
Machine
States $\quad 1,4$
Status Bits
N Unaffected
C Unaffected
Z Unaffected
V Unaffected

## Examples

After
A5
ST
ST


| Syntax | EXGPC <Rd> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | $(\mathrm{Rd}) \rightarrow \mathrm{PC},\left(\mathrm{PC}^{\prime}\right) \rightarrow \mathrm{Rd}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | R |  | Rd |  |  |

Description EXGPC exchanges the next program counter value with the destination register contents. After this instruction has been executed, the destination register contains the address of the instruction immediately following the EXGPC instruction.

Note that the TMS34010 sets the four LSBs of the program counter to 0 (word aligned).

This instruction provides a "quick call" capability by saving the return address in a register (rather than on the stack). The return from the call is accomplished by repeating the instruction at the end of the "subroutine." Note that the subroutine address must be reloaded following each call-return operation.

Words $\quad 1$
Machine
States
Status Bits $\mathbf{N}$ Unaffected
C Unaffected
$Z$ Unaffected $\checkmark$ Unaffected

| Examples | Code | Before |  | After |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A1 | PC | A1 | PC |
|  | EXGPC | $>00001 \mathrm{Cl}$ | >0000 2080 | >0000 2090 | $>00001 \mathrm{Cl} 0$ |
|  | EXGPC | $>00001 \mathrm{C} 50$ | >0000 2080 | >0000 2090 | $>00001 \mathrm{C} 50$ |

## Syntax

Execution

## Encoding

## Operands

Description

Implied
Operands

| B File Registers |  |  |  |
| :---: | :--- | :--- | :--- |
| Register | Name | Format | Description |
| B2 $\dagger$ | DADDR | Linear | Pixel array starting address |
| B3 | DPTCH | Linear | Pixel array pitch |
| B7 | DYDX | XY | Pixel array dimensions (rows:columns) |
| B9 | COLOR1 | Pixel | Fill color or 16-bit pattern |
| B10-B14 $\dagger$ |  |  |  |
| Reserved registers |  |  |  |
| Address | Name | Degisters |  |
| $>$ C00000B0 | CONTROL | PP- Pixel processing operations (22 options) <br> T - Transparency operation |  |
| $>$ C0000150 | PSIZE | Pixel size (1,2,4,8,16) |  |
| $>$ C0000160 | PMASK | Plane mask - pixel format |  |

$\dagger$ Changed by FILL during execution.

## Destination Array

FILL L

$$
\text { pixel(COLOR1) } \rightarrow \text { Pixel array (with processing) }
$$

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

L specifies that the pixel array starting address is in linear format.
FILL processes a set of source pixel values (specified by the COLOR1 register) with a destination pixel array. This instruction operates on a two-dimensional array of pixels using pixels defined in the COLOR1 register. As the FILL proceeds, the source pixels are combined with destination pixels based on the selected graphics operations.

Note that the instruction is entered as FILL L. The following set of implied operands govern the operation of the instruction and define both the source pixels and the destination array.

The contents of the DADDR, DPTCH, and DYDX registers define the lo- cation of the destination pixel array:

- At the outset of the instruction, DADDR contains the linear address of the pixel with the lowest address in the array.

During instruction execution, DADDR points to the next pixel (or word of pixels) to be modified in the destination array. When the array transfer is complete, DADDR points to the linear address of the pixel following the last pixel written.

- DPTCH contains the linear difference in the starting addresses of adjacent rows of the destination array. DPTCH must be a multiple of 16, exept when a single pixel-width line is drawn ( $D X=1$ ). In this case, DPTCH may be any value.
- DYDX specifies the dimensions of the destination array in pixels. The DY portion of DYDX contains the number of rows in the array, while the DX portion contains the number of columns.

| Pixel <br> Processing | Set the PPOF' field in the CONTROL register to select a pixel processing <br> operation. This operation will be applied to the pixel as it is moved to the |
| :--- | :--- |
| destination location. There are 16 Booiean and 6 arithmetic operations; the |  |
| default operation at reset is replace (S $\rightarrow$ D). Note that the destination data |  |
| is read through the plane mask and then processed. The 6 arithmetic op- |  |
| erations do not operate with pixel sizes of one or two bits per pixel. For |  |
| more information, see Section 7.7, Pixel Processing, on page $7-15$. |  |


| Status Bits | N | Unaffected |
| :--- | :--- | :--- |
|  | C | Unaffected |
|  | Z | Unaffected |
|  | V | Unaffected |

Examples These FILL examples use the following implied operand setup.

Register File B:
DADDR (B2) $=>00002010$

## I/O Registers:

DPTCH (B3) $=>00000080$
DYDX (B7) $\quad=>0002000 \mathrm{D}$
COLOR1 (B9) $=>30303030$
Assume that memory contains the following values before instruction execution.

## Linear

## Address

$>02000>1100,>3322,>5544,>7766,>9988,>B_{1}$ BAA $>$ DDCC $_{r}>$ FFEE $>02080>1100,>3322,>5544,>7766,>9988,>$ BBAA $_{1}>$ DDCC,$>$ FFEE

Example 1 This example uses the pixel processing replace ( $S \rightarrow D$ ) operation. Before instruction execution, PMASK $=>0000$ and $\mathrm{CONTROL}=>0000(\mathrm{~T}=0$, $\mathrm{PP}=00000$ ).

After instruction execution, memory contains the following values:

## Linear

## Address

## Data

$>02000>1100,>3030,>3030,>3030,>3030,>3030,>3030,>F F 30$
$>02080>1100,>3030,>3030,>3030,>3030,>3030,>3030,>F F 30$
Example 2 This example uses the $(\mathcal{S}$ and $D) \rightarrow D$ pixel processing operation. Before instruction execution, $\mathrm{PMASK}=>0000$ and $\mathrm{CONTROL}=>2 \mathrm{COO}(\mathrm{T}=0$, $P P=01010$ ).

After instruction execution, memory contains the following values:

> Linear
> Data
> Address
> $>02000>1100,>0302,>4544,>4746,>8988,>8 B 8 A,>$ CDCC $>$ FFCE $>02080>1100,>0302,>4544,>4746,>8988,>8 B 8 A,>$ CDCC $>$ FFCE

Example 3 This example uses transparency and the ( $S$ and $D$ ) $\rightarrow D$ pixel processing operation. Before instruction execution, PMASK $=>0000$ and CONTROL $=>0420(\mathrm{~T}=1, \mathrm{PP}=00000)$.

After instruction execution, memory contains the following values:
Linear

$$
\begin{aligned}
& \text { Data } \\
& \begin{array}{l}
\text { Address } \\
>02000>1100,>3020,>1044,>3020,>1088,>3020,>10 \text { CC, }>\text { FF20 } \\
>02080>1100,>3020,>1044,>3020,>1088,>3020,>10 \text { CC }>\text { FF20 }
\end{array}
\end{aligned}
$$

Example 4 This example uses plane masking; the four MSBs are masked. Before instruction execution, PMASK $=>$ FOFO and $C O N T R O L=>0000(T=0$, $P P=00000$ ).

After instruction execution, memory contains the following values:
Linear
Address
Data
$>02000>1100,>3020,>5040,>7060,>9080,>B 0 A 0,>$ DOCO,$>$ FFEO
$>02080>1100,>3020,>5040,>7060,>9080,>$ BOAO $>$ DOCO,$>$ FFEO

## Syntax

Execution
Encoding

Operands
Description

FILLXY
pixel(COLOR1) $\rightarrow$ Destination pixel array (with processing)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | :--- |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

XY Specifies that the pixel array starting address is given in XY format.
FILL processes a set of source pixel values (specified by the COLOR1 register) with a destination pixel array.

This instruction operates on a two-dimensional array of pixels using pixels defined in the COLOR1 register. As the FILL proceeds, the source pixels are combined with destination pixels based on the selected graphics operations.

Note that the instruction is entered as FILL L, XY. The following set of implied operands govern the operation of the instruction and define both the source pixels and the destination array.

## Implied Operands

| B File Registers |  |  |  |
| :---: | :---: | :---: | :---: |
| Register | Name | Format | Description |
| B2t $\ddagger$ | DADDR | XY | Pixel array starting address |
| B3 | DPTCH | Linear | Pixel array pitch |
| B4 | OFFSET | Linear | Screen origin (address of 0,0) |
| B5 | WSTART | XY | Window starting corner |
| B6 | WEND | $X Y$ | Window ending corner |
| B7t $\ddagger$ | DYDX | $X Y$ | Pixel array dimensions (rows:columns) |
| B9 | COLOR1 | Pixel | Fill color or 16-bit pattern |
| B10-B14 ${ }^{+}$ |  |  | Reserved registers |
| 1/O Registers |  |  |  |
| Address | Name | Description and Elements (Bits) |  |
| >C00000B0 | CONTROL | PP-Pixel processing operations (22 options) <br> W-Window checking operation <br> T - Transparency operation |  |
| >C0000140 | CONVDP | XY-to-linear conversion (destination pitch) |  |
| $>\mathrm{C0000150}$ | PSIZE | Pixel size ( $1,2,4,8,16$ ) |  |
| >C0000160 | PMASK | Plane mask - pixel format |  |

$\dagger$ Changed by FILL during execution.
$\ddagger$ Used for common rectangle function with window hit operation ( $W=1$ ).
The location of the destination pixel array is defined by the contents of the DADDR, DPTCH, CONVDP, OFFSET, and DYDX registers. At the outset of the instruction, DADDR contains the XY address of the pixel with the lowest address in the array. It is used with OFFSET and CONVDP to calculate the linear address of the starting location of the array. DPTCH contains the linear difference in the starting addresses of adjacent rows of the destination array (typically this is the screen pitch). DPTCH must be a power of two (greater than or equal to 16) and CONVDP must be set to
correspond to the DPTCH value. CONVDP is computed by operating on the DPTCH register with the LMO instruction; it is used for the XY calculations invclved in XY addressing and window clipping. DYDX specifies the dimensions of the destination array in pixels. The DY portion of DYDX contains the number of rows in the array, while the DX portion contains the number of columns. During instruction execution, DADDR points to the next pixel (or word of pixels) to be modified in the destination array. When the array transfer is complete, DADDR points to the linear address of the pixel following the last pixel written. This is that pixel on the last row that would have been written had the array transfer been wider in the X dimension.

## Pixel <br> Processing

Pixel processing can be used with this instruction. The PPOP field of the CONTROL register specifies the pixel processing operation that will be applied to picels as they are processed with the destination array. There are 16 Boolean and 6 arithmetic operations; the default case at reset is the replace $(S \rightarrow D)$ operation. Note that the destination data is read through the plane mask and then processed. The 6 arithmetic operations do not operate with pixel sizes of one or two bits per pixel. For more information, see Section 7. $\because$, Pixel Processing, on page 7-15.

## Window

Checking
The window operations described in Section 7.10, Window Checking, on page 7-25. can be used with this instruction. Window pick, violation detect, or preclipping can be selected by setting the $W$ bits in the CONTROL register to 1,2 , or 3 , respectively. Window pick modifies the DADDR and DYDX registers to correspond to the common rectangle formed by the destinatior, array and the clipping window defined by WSTART and WEND. DADDR is set to the $X Y$ address of the pixel with the lowest address in the common rectangle, while DYDX is set to the $X$ and $Y$ dimensions of the rectangle. If no window operations are selected, the WSTART and WEND registers are ignored. At reset, no window operations are enabled.
Corner Adjust There is no corner adjust for this instruction. The direction of the FILL is fixed as increasing linear addresses.

Transparency Transparency can be enabled for this instruction by setting the $T$ bit in the CONTROL register to 1 . The TMS34010 checks for 0 (transparent) pixels after it processes the source data. At reset, the default case for transparency is off.

Interrupts This instrlction can be interrupted at a word or row boundary of the destination array. When the FILL is interrupted, the TMS34010 sets the PBX bit in the status register and then pushes the status register on the stack. At this time, DPTCH, SPTCH, and B10-B14 contain intermediate values. DADDR points to the linear address of the next word of pixels to be modified after the interrupt is processed. SADDR points to the address of the next 32 pixels to be read from the source array after the interrupt is processed.

Before executing the RETI instruction to return from the interrupt, restore any B-file registers that were modified (also restore the CONTROL register if it was modified). This allows the TMS34010 to resume the FILL correctly. You can inhibit the TMS34010 from resuming the FILL by executing an RETS 2 instruction instead of RETI; however, SPTCH, DPTCH, and B10-B14 will contain indeterminate values.

Plane Mask The plane mask is enabled for this instruction.

## Shift Register

Transfers If the SRT bit in the DPYCTL register is set, each memory read or write initiated by the FILL generates a shift register transfer read or write cycle at the selected address. This operation can be used for bulk memory clears or transfers. (Not all VRAMs support this capability.) See Section 9.9.2, Video Memory Bulk Initialization, on page 9-27 for more information.

Words $\quad 1$
Machine
States
Status Bits
See Section 13.3, FILL Instructions Timing.
N Unaffected
C Unaffected
$Z$ Unaffected
V 1 if a window violation occurs, 0 otherwise. Unaffected if window clipping is not enabled.

Examples These FILL examples use the following implied operand setup.

## Register File B:

1/O Registers:

|  | $=>00520007$ CONVDP | $=>0017$ |
| :--- | :--- | :--- |
| DADDR (B2) | $=>0000$ |  |
| DPTCH (B3) | $=>00000100$ PSIZE | $=>0004$ |
| OFFSET(B4) | $=>00010000$ PMASK | $=>0000$ |
| WSTART (B5) | $=>0030000 \mathrm{CONTROL}$ | $=>0000$ |
| WEND (B6) | $=>00530014$ | $(W=00, \mathrm{~T}=0, \mathrm{PP}=00000)$ |
| DYDX (B7) | $=>00030012$ |  |

Assume that memory contains the following values before instruction execution.

Linear
Address

## Data

$>15200>3210,>7654,>$ BA98, >FEDC $,>3210,>7654,>$ BA98, >FEDC
$>15300>3210,>7654,>$ BA998, >FEDC $,>3210,>7654,>$ BA9 $98,>$ FEDC
$>15400>3210,>7654,>$ BA99, $>$ FEDC $,>3210,>7654,>$ BA99,$>$ FEDC

Example 1 This example uses the replace ( $S \rightarrow \mathrm{D}$ ) pixel processing operation. Before instruction execution, PMASK $=>0000$ and CONTROL $=>0000(T=0$, $\mathrm{W}=00, \mathrm{PP}=00000$ ).

After instruction execution, memory contains the following values:

## Linear

## Address

## Data

$$
\begin{aligned}
& >15200>3210,>\text { F654, >FFFF, >FFFF, >FFFF, >FFFF, >BA9F, >FEDC } \\
& >15300>3210,>\text { F654, >FFFF, >FFFF, >FFFF, >FFFF, >BA9F, >FEDC } \\
& >15400>3210,>\text { F654, >FFFF, >FFFF, >FFFF, >FFFF, >BA9F, >FEDC }
\end{aligned}
$$

## XY Addressing

X Address
$\mathrm{Y} \quad 00000000000000001111111111111111$ 0123456789 ABCDEFO123456789ABCDEF A d 520123456 FFFFFFFFFFFFFFFFFF9ABCDEF d 530123456 FFFFFFFFFFFFFFFFFF9ABCDEF 540123456 FFFFFFFFFFFFFFFFFF9ABCDEF S

Example 2 This example uses the ( $D \times O R S$ ) $\rightarrow D$ pixel processing operation. Before instruction execution, PMASK $=>0000$ and CONTROL $=>2800(T=0$, $\mathrm{W}=00, \mathrm{PF}^{\prime}=01010$ ).

After instruction execution, memory contains the following values:


Example 3 This example uses transparency, the ( $D$ subs $S$ ) $\rightarrow D$ pixel processing operation. Before instruction execution, COLOR1 $=>88888888, \mathrm{PMASK}=$ $>0000$, and CONTROL $=>4 C 20(T=1, W=00, P P=10011)$.

After instruction execution, memory contains the following values:

## $X$ Address



Example 4 This example uses window operation 3; the destination is clipped. Before instruction execution, PMASK $=>0000$ and CONTROL $=>00 \mathrm{CO}(\mathrm{T}=0$, $W=11, P P=00000$ ).

After instruction execution. memory contains the following values:


This example uses plane masking; the most significant bit is masked. Before instruction execution, PMASK $=>8888$ and CONTROL $=>0000(T=0$, $W=00, \mathrm{PP}=00000$ ).

After instruction execution, memory contains the following values:

## X Address

$\mathrm{Y} \quad 00000000000000001111111111111111$ 0123456789 ABCDEFO123456789ABCDEF
A
d 5201234567 FFFFFFFF77777777F9ABCDEF d 5301234567 FFFFFFFF77777777F9ABCDEF e s 5401234567 FFFFFFFF77777777F9ABCDEF


Description GETPC increments the PC contents by 16 to point past the GETPC instruction, and copies the value into the destination register. Execution continues with the next instruction. This instruction can be used with the EXGPC and JUMP instructions for quick call on jump operations. GETPC can be used to access relocatable data areas whose position relative to the code area is known at assembly time.

Words 1

Machine
States $\quad 1,4$
Status Bits $\quad \mathbf{N}$ Unaffected
C Unaffected
Z Unaffected
V Unaffected

| Examples | Code | Before | After |
| :--- | :--- | :--- | :--- |
|  |  | PC | A1 |
|  | GETPC A1 | $>00001 \mathrm{BDO}$ | $>00001 \mathrm{BEO}$ |
|  | GETPC A1 | $>00001 \mathrm{C} 10$ | $>00001 \mathrm{C} 20$ |


| Syntax | GETST <Rd> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | $(\mathrm{ST}) \rightarrow$ | Rd |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | $15 \quad 14$ | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 00 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | R |  | Rd |  |  |

Description GETST copies the contents of the status register into the destination register.


## Status Register

Words $\quad 1$
Machine
States $\quad 1.4$
Status Bits
N Unaffected
C Unaffected
Z Unaffected
$V$ Unaffected
Examples

| Code | Before | After |
| :--- | :--- | :--- |
|  | PC | A1 |
| GETST A1 | $>20200010$ | $>20200010$ |
| GETST A1 | $>00000010$ | $>00000010$ |

Syntax INC <Rd:

Execution
Encoding

Description
INC adds 1 to the contents of the destination register and stores the result in the destination register. This instruction is an alternate mnemonic for ADDK 1,Rd.

Multiple-precision arithmetic can be accomplished by using this instruction in conjunction with the ADDC instruction.

Words
1
Machine
States
Status Bits
(Rd) +1 - Rd

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | R |  | Rd |  |  |

N 1 if the result is negative, 0 otherwise.

C 1 if there is a carry, 0 otherwise.
Z 1 if the result is 0,0 otherwise.
V 1 if there is an overflow, 0 otherwise.

| Examples | Code | Before |  | After |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | A1 |  | A1 | NCZV |
|  |  | INC A1 | $>00000000$ | $>00000001$ | 0000 |
|  | INC A1 | $>0000000 F$ | $>00000010$ | 0000 |  |
|  | INC A1 | $>$ FFFFFFFF | $>00000000$ | 0110 |  |
|  | INC A1 | $>$ FFFFFFFE | $>$ FFFFFFFF | 1000 |  |
|  | INC A1 | $>7 F F F F F F F$ | $>80000000$ | 1001 |  |

## Syntax JAcc <Address>

## Execution If condition true, then Address $\rightarrow$ PC

If condition false, then go to next instruction

| Encoding | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 1 | 0 | 0 |  |  | de |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Address (LSW) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Address (MSW) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Operands cc is a condition mnemonic such as UC, LO, etc. (see condition codes table).

Address is a 32-bit absolute address.
Fields
Code is a 4-bit digit (see condition codes table below).
Description If the specified condition is true, jump to the address contained in the two words of extension and continue execution from that point. If the specified condition is false, continue execution at the next sequential instruction. Note that the lower four bits of the program counter are set to 0 (word aligned). These instructions are usually used in conjunction with the CMP and CMPI instructions. The JAV and JANV instructions can also be used to detect window violations or CPW status.

## Condition Codes

| Mnemonic $\dagger$ | Code | Condition | Status Bits |
| :---: | :---: | :---: | :---: |
| JAUC | 0000 | Unconditional | No conditions |
| Unsigned Compare |  |  |  |
| JALO (JAC) | 1000 | Lower than | C |
| JALS | 0010 | Lower or same | C + Z |
| JAHI | 0011 | Higher than | $\overline{\mathrm{C}} \cdot \overline{\mathbf{z}}$ |
| JAHS (JANC) | 1001 | Higher or same | $\overline{\mathrm{C}}$ |
| JAEQ (JAZ) | 1010 | Equal | Z |
| JANE (JANZ) | 1011 | Not equal | Z |
| Signed Compare |  |  |  |
| JALT | 0100 | Less than | $(\mathrm{N} \cdot \overline{\mathrm{V}})+(\overline{\mathrm{N}} \cdot \mathrm{V})$ |
| JALE | 0110 | Less than or equal | $(N \cdot \bar{V})+(\bar{N} \cdot V)+Z$ |
| JAGT | 0111 | Greater than | $(N \cdot V \cdot \bar{Z})+(\bar{N} \cdot \bar{V} \cdot \bar{Z})$ |
| JAGE | 0101 | Greater than or equal | $(\mathrm{N} \cdot \mathrm{V})+(\overline{\mathrm{N}} \cdot \overline{\mathrm{V}})$ |
| JAEO (JAZ) | 1010 | Equal | Z |
| JANE (JANZ) | 1011 | Not equal | $\bar{Z}$ |
| Compare to Zero |  |  |  |
| JAZ | 1010 | Zero | Z |
| JANZ | 1011 | Nonzero | $\bar{Z}$ |
| JAP | 0001 | Positive | $\overline{\mathrm{N}} \cdot \overline{\mathbf{Z}}$ |
| JAN | 1110 | Negative | N |
| JANN | 1111 | Nonnegative | $\bar{N}$ |

Condition Codes

| (continued) | Mnemonic ${ }^{\dagger}$ |  | Code |  | Cond | tion |  | Statu | s Bits |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | General Arithmetic |  |  |  |  |  |  |  |  |  |
|  | JAZ |  | 1010 | Zero |  |  | Z |  |  |  |
|  | JANZ |  | 1011 | Nonzero |  |  | $\bar{z}$ |  |  |  |
|  | JAC |  | 1000 | Carry |  |  | C |  |  |  |
|  | JANC |  | 1001 | No carry |  |  | $\overline{\bar{c}}$ |  |  |  |
|  | JAB (JAC) |  | 1000 | Borrow |  |  | C |  |  |  |
|  | JANB (JANC) |  | 1001 | No borrow |  |  | $\overline{\mathrm{c}}$ |  |  |  |
|  | JAV $\ddagger$ |  | 1100 | Overflow |  |  | V |  |  |  |
|  | JANV $\ddagger$ |  | 1101 | No overflow |  |  | $\bar{\nabla}$ |  |  |  |
|  | $\dagger$ Jump instructions in parentheses indicate equivalent instructions <br> $\ddagger$ Also window clipping <br> + Logical OR <br> $\therefore$ Logical AND <br> - Logical NOT |  |  |  |  |  |  |  |  |  |
| Words | 3 |  |  |  |  |  |  |  |  |  |
| Machine  <br> States 3,6 (Jump) <br>  4,7 (No jump) |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
| Status Bits | $N$ Unaffected <br> C Unaffected <br> Z Unaffected <br> V Unaffected |  |  |  |  |  |  |  |  |  |
| Examples | Code | Flags for Branch |  |  |  | Code |  | Flags for Branch |  |  |
|  | JAUC HERE | nczv |  |  | nczv | JAV |  | ncZ V $x \times \times 1$ | nCZV | nczv |
|  | JAP HERE | $0 \times 0 x$ |  |  |  | JANZ |  | $x \times x 1$ $x \times 0 x$ |  |  |
|  | JALS HERE | $x \times 1 x$ | x 1 |  |  | JANN | HERE | 0xxx |  |  |
|  | JAHI HERE | x00x |  |  |  | JANV | HERE | xxx 0 |  |  |
|  | JALT HERE | $0 \times x 1$ | 1 x |  |  | JAN | HERE | 1 xxx |  |  |
|  | JAGE HERE | $0 \times \times 0$ | $1 \times$ |  |  | JAB | HERE | x 1 xx |  |  |
|  | JALE HERE | $0 \times \times 1$ | $1 \times$ |  | $\mathrm{x} \times 1 \mathrm{x}$ | JANB | HERE | x 0 xx |  |  |
|  | JAGT HERE | $0 \times 00$ | $1 \times$ |  |  | JALO | HERE | x $1 \times x$ |  |  |
|  | JAC HERE | $x 1 x x$ |  |  |  | JAHS | HERE | x00x | $\mathrm{x} \times 1 \mathrm{x}$ |  |
|  | JANC HERE | x 0 xx |  |  |  | JANE | HERE | xx 0 x |  |  |
|  | JAZ HERE | $\mathrm{x} \times 1 \mathrm{x}$ |  |  |  | JAEQ | HERE | $\mathrm{x} \times 1 \mathrm{x}$ |  |  |

## Note:

The TMS34010 assembler will take the jump when any one or more of the Flags for Branch listed above are set as indicated.
Syntax JRcc <Address>

Execution

Encoding

Operands

Fields
Description

If condition True then Displacement $+\left(\mathrm{PC}^{\prime}\right) \rightarrow \mathrm{PC}$
If condition False then go to next instruction

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 |  | code | Displacement |  |  |  |  |  |  |  |  |  |

cc is a condition mnemonic such as UC, LO, etc. (see condition codes table).

Address is a 32 -bit relative address, $\pm 127$ words (excluding 0 ).
Code is a 4-bit digit (see condition codes table below).
If the condition specified is true, then jump to the location at the address specified by the sum of the next instruction address ( $\mathrm{PC}^{\prime}$ ) and the signed word displacement. If the specified condition is false, then continue execution at the next sequential instruction.

The displacement is the number of words relative to the PC and is computed by the assembler as (Address - $\mathrm{PC}^{\prime}$ )/16. The assembler will use this opcode if the address in the range -127 to 127 words (except for 0 ). If the displacement is outside the legal range, the assembler will automatically use the longer JRcc instruction. If the displacement is 0 , the assembler will automatically substitute a NOP opcode instead. The assembler will not accept an address which is externally defined or an address which is relative to a different section than the PC. Note that the four LSBs of the program counter are always 0 (word aligned).

These instructions are usually used in conjunction with the CMP and CMPI instructions. The JRV and JRNV instructions can also be used to detect window violations or CPW status.

## Condition Codes

| Mnemonic $\dagger$ | Code | Condition | Status Bits |
| :---: | :---: | :---: | :---: |
| JRUC | 0000 | Unconditional | No conditions |
| Unsigned Compare |  |  |  |
| JRLO (JRC) | 1000 | Lower than | C |
| JRLS | 0010 | Lower or same | C + Z |
| JRHI | 0011 | Higher than | $\overline{\mathrm{C}} \cdot \overline{\mathrm{z}}$ |
| JRHS (JRNC) | 1001 | Higher or same | $\overline{\text { C }}$ |
| 'JREQ (JRZ) | 1010 | Equal | Z |
| JRNE (JRNZ) | 1011 | Not equal | $\bar{Z}$ |
| Signed Compare |  |  |  |
| JRLT | 0100 | Less than | $(N \cdot \bar{V})+(\bar{N} \cdot V)$ |
| JRLE | 0110 | Less than or equal | $(\mathrm{N} \cdot \overline{\mathrm{V}})+(\overline{\mathrm{N}} \cdot \mathrm{V})+\mathrm{Z}$ |
| JRGT | 0111 | Greater than | $(\mathrm{N} \cdot \mathrm{V} \cdot \overline{\mathrm{Z}})+(\overline{\mathrm{N}} \cdot \overline{\mathrm{V}} \cdot \overline{\mathrm{Z}})$ |
| JRGE | 0101 | Greater than or equal | $(\mathrm{N} \cdot \mathrm{V})+(\overline{\mathrm{N}} \cdot \overline{\mathrm{V}})$ |
| JREQ (JRZ) | 1010 | Equal | Z |
| JRNE (JRNZ) | 1011 | Not equal | $\bar{Z}$ |

Condition Codes

| (continued) | Mnemonic ${ }^{\dagger}$ | Code | Condition | Status Bits |
| :---: | :---: | :---: | :---: | :---: |
|  | Compare to Zero |  |  |  |
|  | JRZ | 1010 | Zero | Z |
|  | JRNZ | 1011 | Nonzero | $\overline{\mathrm{Z}}$ |
|  | JRP | 0001 | Positive | $\bar{N} \cdot \overline{\mathrm{Z}}$ |
|  | JRN | 1110 | Negative | N |
|  | JRNN | 1111 | Nonnegative | $\bar{N}$ |
|  | General Arithmetic |  |  |  |
|  | JRZ | 1010 | Zero | Z |
|  | JRNZ | 1011 | Nonzero | Z |
|  | JRC | 1000 | Carry | C |
|  | JRNC | 1001 | No carry | $\overline{\mathrm{C}}$ |
|  | JRB (JRC) | 1000 | Borrow | C |
|  | JRNB (JRNC) | 1001 | No borrow | $\overline{\mathrm{C}}$ |
|  | JRV $\ddagger$ | 1100 | Overflow | V |
|  | JRNV $\ddagger$ | 1101 | No overflow | $\overline{\mathrm{V}}$ |


|  | $\dagger$ Jump instructions in parentheses indicate equivalent instructions <br> $\ddagger$ Also window <br> + Logical OR <br> - Logical AND <br> - Logical NOT |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Words | 1 |  |  |  |  |  |  |  |  |  |
| Machine States | $\begin{aligned} & 2,5 \text { (Jump) } \\ & 1,4 \text { (No jump) } \end{aligned}$ |  |  |  |  |  |  |  |  |  |
| Status Bits | N Unaffected <br> C Unaffected <br> Z Unaffected <br> V Unaffected |  |  |  |  |  |  |  |  |  |
| Examples | Code |  | Flags for Branch |  |  | Code |  | Flags | for Br | anch |
|  |  |  | NCZV | NCZV | NCZV |  |  | NCZV | NCZV | NCZV |
|  | JRUC | HERE | xxxx |  |  | JRC | HERE | x1xx |  |  |
|  | JRP | HERE | $0 \times 0 x$ $x \times 1 \mathrm{x}$ | x 1 xx |  | JRNC | HERE | $x 0 x x$ $x \times 1 x$ $x \times 0 x$ |  |  |
|  | JRHI | HERE | x00x |  |  | JRNZ | HERE | $\mathrm{x} \times 0 \mathrm{x}$ |  |  |
|  | JRLT | HERE | $0 \times \times 1$ | $1 \times \times 0$ |  | JRV | HERE | xxx1 |  |  |
|  | JRGE | HERE | $0 \times \times 0$ | $1 \times \times 1$ |  | JRNV | HERE | $\mathrm{x} \times \times 0$ |  |  |
|  | JRLE | HERE | $0 \times \times 1$ | $1 \times \times 0$ | $\mathrm{x} \times 1 \mathrm{x}$ | JRN | HERE | 1 xxx |  |  |
|  | JRGT | HERE | $0 \times 00$ | $1 \times 01$ |  | JRNN | HERE | 0xxx |  |  |

## Note:

The TMS34010 assembler will take the jump when any one or more of the Flags for Branch listed above are set as indicated.
Syntax
Execution

Encoding

## Operands

Fields
Description

JRcc <Address>
If condition True then Address $\rightarrow \mathrm{PC}$
If condition False then go to next instruction

cc is a condition mnemonic such as UC, LO, etc. (see condition codes table).
Address is a 32 -bit relative address, $\pm 32 \mathrm{~K}$ words (excluding 0 ).
Code is a 4-bit digit (see condition codes table below).
If the specified condition is true, then jump to the location at the address specified by the sum of the next instruction address ( $\mathrm{PC}^{\prime}$ ) and the signed word displacement. If the specified condition is false, then continue execution at the next sequential instruction.

The displacement is the number of words relative to the PC and is computed by the assembler as (Address - $\mathrm{PC}^{\prime}$ )/16. The assembler will use this opcode if the displacement is in the range $-32,768$ to 32,767 words (except for 0 ). If the displacement is 0 , the assembler will automatically substitute a NOP opcode instead. If the address is out of range, the assembler will use the JAcc instruction instead. The assembler will not accept an address which cannot be resolved at assembly time, that is, an address which is externally defined or which is relative to a different section than the current PC. Note that the four LSBs of the program counter are always 0 (word aligned).

These instructions are usually used in conjunction with the CMP and CMPI instructions. The JRV and JRNV instructions can also be used to detect window violations or CPW status.

## Condition

Codes

| Mnemonic ${ }^{\text { }}$ | Code | Condition | Status Bits |
| :---: | :---: | :---: | :---: |
| JRUC | 0000 | Unconditional | No conditions |
| Unsigned Compare |  |  |  |
| JRLO (JRC) | 1000 | Lower than | C |
| JRLS | 0010 | Lower or same | C + Z |
| JRHI | 0011 | Higher than | $\overline{\mathrm{C}} \cdot \overline{\mathbf{z}}$ |
| JRHS (JRNC) | 1001 | Higher or same | $\overline{\mathrm{C}}$ |
| JREQ (JRZ) | 1010 | Equal | Z |
| JRNE (JRNZ) | 1011 | Not equal | $\overline{\mathrm{Z}}$ |
| Signed Compare |  |  |  |
| JRLT | 0100 | Less than | $(\mathrm{N} \cdot \overline{\mathrm{V}})+(\overline{\mathrm{N}} \cdot \mathrm{V})$ |
| JRLE | 0110 | Less than or equal | $(N \cdot \bar{V})+(\bar{N} \cdot V)+Z$ |
| JRGT | 0111 | Greater than | $(\mathrm{N} \cdot \mathrm{V} \cdot \overline{\mathrm{Z}})+(\overline{\mathrm{N}} \cdot \overline{\mathrm{V}} \cdot \overline{\mathrm{Z}})$ |
| JRGE | 0101 | Greater than or equal | $(\mathrm{N} \cdot \mathrm{V})+(\bar{N} \cdot \overline{\mathrm{~V}})$ |
| JREO (JRZ) | 1010 | Equal | Z |
| JRNE (JRNZ) | 1011 | Not equal | $\overline{\text { Z }}$ |

Condition Codes

| (continued) | Mnemonic ${ }^{\dagger}$ | Code | Condition | Status Bits |
| :---: | :---: | :---: | :---: | :---: |
|  | Compare to Zero |  |  |  |
|  | JRZ | 1010 | Zero | 2 |
|  | JRNZ | 1011 | Nonzero | $\overline{\mathrm{Z}}$ |
|  | JRP | 0001 | Positive | $\overline{\mathrm{N}} \cdot \overline{\mathrm{Z}}$ |
|  | JRN | 1110 | Negative | N |
|  | JRNN | 1111 | Nonnegative | $\overline{\mathrm{N}}$ |
|  | General Arithmetic |  |  |  |
|  | JRZ | 1010 | Zero | Z |
|  | JRNZ | 1011 | Nonzero | $\bar{Z}$ |
|  | JRC | 1000 | Carry | C |
|  | JRNC | 1001 | No carry | $\overline{\mathrm{C}}$ |
|  | JRB (JRC) | 1000 | Borrow | C |
|  | JRNB (JRNC) | 1001 | No borrow | $\overline{\bar{c}}$ |
|  | JRV $\ddagger$ | 1100 | Overflow | V |
|  | JRNV $\ddagger$ | 1101 | No overflow | $\overline{\mathrm{V}}$ |


|  | $\dagger$ Jump instructions in parentheses indicate equivalent instructions <br> $\ddagger$ Also window clipping <br> + Logical OR <br> - Logical AND <br> Logical NOT |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Words | 2 |  |  |  |  |  |  |  |  |
| Machine States | 3,6 (Jump) <br> 2,5 (No jump) |  |  |  |  |  |  |  |  |
| Status Bits | N Unaffecte <br> C Unaffected <br> Z Unaffecte <br> $V$ Unaffecte |  |  |  |  |  |  |  |  |
| Examples | Code | Flags for Branch |  |  | Code |  | Flags for Branch |  |  |
|  |  | NCZV | NCZV | NCZV |  |  | NCZV | NCZV | NCZV |
|  | JRUC HERE | xxxx $0 \times 0 \mathrm{x}$ |  |  | JRZ | HERE | $x \times 1 \mathrm{x}$ $\mathrm{x} \times 0 \mathrm{x}$ |  |  |
|  | JRLS HERE | x 1 x | x 1 xx |  | JRV | HERE | xxx1 |  |  |
|  | JRHI HERE | x00x |  |  | JRNV | HERE | $x \times x 0$ |  |  |
|  | JRLT HERE | $0 \times \times 1$ | 1 xx 0 |  | JRN | HERE | 1 xxx |  |  |
|  | JRGE HERE | 0xx0 | $1 \times \times 1$ |  | JRNN | HERE | 0xxx |  |  |
|  | JRLE HERE | $0 \times \times 1$ | $1 \times \times 0$ | $x \times 1 \times$ | JRB | HERE | x $1 \times x$ |  |  |
|  | JRGT HERE | 0x00 | $1 \times 01$ |  | JRNB | HERE | x0xx |  |  |
|  | JRC HERE | x1xx |  |  | JRLO | HERE | x $1 \times x$ |  |  |
|  | JRNC HERE | $\mathrm{x} 0 \times \mathrm{x}$ |  |  | JRHS | HERE | x 00 x | $x \times 1 \mathrm{x}$ |  |

## Note:

The TMS34010 assembler will take the jump when any one or more of the Flags for Branch listed above are set as indicated.

| Syntax | JUMP <Rs> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | $(\mathrm{Rs}) \rightarrow$ | PC |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | $15 \quad 14$ | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | R |  | Rs |  |  |

Operands Rs contains the new PC value.
Description JUMP jumps to the address contained in the source register. The TMS34010 sets the four LSBs of the program counter to 0 (word aligned). This instruction can be used in conjunction with the GETPC and/or EXGPC instructions.

Words $\quad 1$
Machine
States
2,5
Status Bits $\mathbf{N}$ Unaffected
C Unaffected
$Z$ Unaffected
V Unaffected


Syntax LINE \{0,1\}
Execution The two execution algorithms for the LINE instruction are explained below. These algorithms are similar, varying only in their treatment of $d=0$.
$\mathbf{Z}$ is the algorithm select bit:
$\mathbf{Z}=\mathbf{0}$ selects algorithm 0 .
$\mathbf{Z}=1$ selects algorithm 1.
Description LINE performs the inner loop of Bresenham's line-drawing algorithm. This type of line draw plots a series of points ( $\mathrm{x}_{\mathrm{i}}, \mathrm{y}_{\mathrm{i}}$ ) either diagonally or laterally with respect to the previous point. Movement from pixel to pixel always proceeds in a dominant direction. The algorithm may or may not also increment in the direction with the smaller dimension (this produces a diagonal movement). Two XY-format registers supply the XY increment values for the two possible movements. The LINE instruction maintains a decision variable, $d$, that acts as an error term, controlling movement in either the dominant or diagonal direction. The algorithm operates in one of two modes, depending on how the condition $d=0$ is treated. During LINE execution, some portion of a line $\left[\left(x_{0}, y_{0}\right)\left(x_{1}, y_{1}\right)\right]$ will be drawn. The line is drawn so that the axis with the largest extent has dimension $a$ and the axis with the least extent has dimension $b$. Thus, $a$ is the larger (in absolute terms) of $\mathrm{y}_{1}-\mathrm{y}_{0}$ or $\mathrm{x}_{1}-\mathrm{x}_{0}$ and $b$ is the smaller of the two. This means that $a \geq b \geq 0$.

The following values must be supplied to draw a line from ( $\mathrm{x}_{0}, \mathrm{y}_{0}$ ) to ( $\mathrm{x}_{1}, \mathrm{y}_{1}$ ):

1) Set the $X Y$ pointer ( $\mathrm{x}_{\mathrm{i}}, \mathrm{y}_{\mathrm{i}}$ ) in the DADDR register to the initial value of ( $x_{0}, y_{0}$ ).
2) Use the line endpoints to determine the major and minor dimensions ( $a$ and $b$, respectively) for the line draw; then set the DYDX register to this value ( $b: a$ ).
3) Place the signed $X Y$ increment for a movement in the diagonal (or minor) direction ( $d \geq 0$ for $\mathrm{Z}=0, d>0$ for $\mathrm{Z}=1$ ) in the $\mathrm{INC1}$ register.
4) Place the signed $X Y$ increment for a movement in the dominant (or major) direction ( $d<0$ for $\mathrm{Z}=0, d \leq 0$ for $\mathrm{Z}=1$ ) in the INC2 register.
5) Set the initial value of the decision variable in register B0 to $2 b-a$.
6) Set the initial count value in the COUNT register to $a+1$.
7) Set the LINE color in the COLOR1 register.
8) Set the PATTRN register to all 1 s .

The LINE instruction may use one of two algorithms, depending on the value of $Z$.

Algorithm $0(Z=0)$ :
While COUNT > 0
Draw the next pixel
If $d \geq 0$

$$
d=d+2 b-2 a
$$

POINTER = POINTER + INC1
Else $d=d+2 b$;
POINTER $=$ POINTER + INC2
Algorithm 1 ( $Z=1$ ):

## While COUNT > 0

Draw the next pixel
If $d>0$

$$
\begin{aligned}
& d=d+2 b-2 a \\
& \text { POINTER }=\text { POINTER }+ \text { INC1 }
\end{aligned}
$$

Else $d=d+2 b$;
POINTER = POINTER + INC2

| B File Registers |  |  |  |
| :---: | :---: | :---: | :---: |
| Register | Name | Format | Description |
| Bot | SADDR | Integer | Decision variable, $d$ |
| B2 ${ }^{+}$ | DADDR | XY | Starting point ( $\mathrm{y}_{\mathrm{i}}: \mathrm{x}_{\mathrm{i}}$ ), usually ( $\mathrm{y}_{0}: \mathrm{x}_{0}$ ) |
| B4 | OFFSET | Linear | Screen origin ( 0,0 ) |
| B5 | WSTART | XY | Window starting corner |
| B6 | WEND | XY | Window ending corner |
| B7 | DYDX | XY | $b$ :a minor :major line dimensions |
| B9 | COLOR1 | Pixel | Pixel color to be replicated |
| B10 ${ }^{\text {+ }}$ | COUNT | Integer | Loop count |
| B11 | INC1 | XY | Minor axis (diagonal) increment, INC1 |
| B12 | INC2 | XY | Major axis (dominant) increment, INC2 |
| B13 ${ }^{+}$ | PATTRN | Pattern | Future pattern register, must be set to all 1s |
| B15 | TEMP | - | Temporary register |
| 1/O Registers |  |  |  |
| Address | Name | Description and Elements (Bits) |  |
| >C00000B0 | CONTROL | PP-Pixel processing operations <br> W - Window clipping operation <br> T - Transparency operation |  |
| > C0000140 | CONVDP | XY-to-linear conversion (destination pitch) |  |
| > C0000150 | PSIZE | Pixel size ( $1,2,4,8,16$ ) |  |
| >C0000160 | PMASK | Plane mask - pixel format |  |

[^3]Pixel<br>Processing

## Window <br> Checking

The PP field in the CONTROL I/O register specifies the operation to be applied to the pixel as it is written. There are 22 operations; the default case at reset is the pixel processing replace ( $S \rightarrow D$ ) operation. For more information, see Section 7.7, Pixel Processing, on page 7-15.

Window clipping or pick is selected by setting the $W$ bits in the CONTROL I/O register to the appropriate value. The WSTART and WEND registers define the window in $X Y$-coordinate space.

Options include:
0 No window clipping. LINE draws the entire line. Neither the WVP or $V$ bit are affected. WSTART and WEND are ignored.

1 Window hit. The instruction calculates points but no pixels are actually drawn. As soon as the pixel to be drawn lies inside the window, the WVP bit is set, the V bit is cleared, and the instruction is aborted. If the line lies entirely outside the window, then the WVP bit is not affected, the V bit in the status is set, and the instruction completes execution.

2 Clip and set WVP. LINE draws pixels until the pixel to be drawn lies outside the window. At this point, the WVP bit is set, the V bit is set, and the instruction is aborted. If the entire line lies within the window, then the WVP bit is not affected, the $V$ bit is cleared and the instruction completes execution. The initial value of WVP does not affect instruction execution.

3 Clip. LINE calculates all the points, but only draws the points that lie inside the window. The V bit tracks the state of the last pixel. If the pixel was outside the window, V is set to 1 ; otherwise, it is 0 . The instruction will traverse the entire line.

The default case at reset is no window clipping. For more information, see Section 7.10, Window Checking, on page 7-25.

Transparency Transparency can be enabled for this instruction by setting the $T$ bit in the CONTROL I/O register to 1 . The TMS34010 checks for 0 (transparent) pixels after it processes the source data. At reset, the default case for transparency is off.

Plane Mask The plane mask is enabled for this instruction.
Interrupts LINE may be interrupted after every pixel in the line draw except for the last pixel. If the instruction is interrupted, the $P C$ is decremented by 16 to point back to the LINE instruction (the one being executed) before the PC is pushed on the stack. Thus, the LINE instruction will be resumed upon return from the interrupt. In order for the LINE to be resumed correctly, any B-file registers that are modified by the interrupting routine must be restored, and the RETI or RETS instruction must be executed. Note that a LINE instruction that is aborted because of window checking options 1 or 2 does not decrement the PC before pushing it on the stack. In this case, the LINE is not resumed after returning from the interrupt service routine.

## Words $\quad 1$

## Machine

## States

See Section 13.6, The LINE Instruction.
Status Bits $\mathbf{N} \quad$ Undefined
C Undefined
Z Undefined
V Set depending upon window operation.

## Linedraw Code

The following code segment shows setup and execution of the LINE instruction.

|  | .file <br> . globl <br> . globl | 'LineDraw' _draw-1ine xyorigin |  |
| :---: | :---: | :---: | :---: |
| -draw_line: |  |  |  |
|  | MMTM | SP, B2, B7, B10, B11, B12,B13, B14 |  |
|  | MOVE | A14, B14 |  |
|  | MOVE | *-B14, B2, 1 | ; Get starting x |
|  | MOVE | *-B14, B11,1 | ; Get starting y |
|  | SLL | 16,B11 |  |
|  | MOVY | B11, B2 | ; $\mathrm{B2}^{(1)}(\mathrm{yO}, \mathrm{x} 0)$ |
|  | MOVE | *-B14, B10,1 | ; Get ending $x$ |
|  | MOVE | *-B14, B11,1 | ; Get ending $y$ |
|  | SLL | 16, B11 |  |
|  | MOVY | B11, B10 | ; B10 $=(\mathrm{y} 1, \mathrm{xI})$ |
|  | MOVE | B14, A14 |  |
|  | MOVE | @-xyorigin, B11, 1 |  |
|  | ADDXY | B11, B2 | ; Add viewport offset |
|  | ADDXY | B11, B10 | ; Add viewport offset |
| draw-line: |  |  | ; Draw line from (y0,x0) to (yl, x1) |
|  | CLR | B7 | ; B2 $=(\mathrm{y} 0, \mathrm{x} 0), \mathrm{B} 10=(\mathrm{y} 1, \mathrm{x} 1)$ |
|  | SUBXY | B2, B10 | ; B10 $=\left(\mathrm{yl} \mathrm{l}^{(y 0, x 1-x 0)}=(\mathrm{b}, \mathrm{a})\right.$ |
|  | JRZ | horiz-line |  |
|  | JRN | vert-line |  |
|  | JRNC | bpos |  |
|  | JRNV | bneg-apos |  |
| bneg-aneg: | SUBXY | B10, B7 | ; $\mathrm{B} 7=(\|\mathrm{b}\|,\|\mathrm{a}\|)$ |
|  | MOVI | -1, B 11 | ; $\mathrm{B} 11=(-1,-1)$ |
|  | JRUC | cmp-b-a |  |
| bneg-apos: | SUBXY | B10, B7 |  |
|  | MOVX | B10, B7 | ; $\mathrm{B7}=(\|\mathrm{b}\|,\|\mathrm{a}\|)$ |
|  | MOVI | >FFFF0001, B11 | ; B11 $=(-1,1)$ |
|  | JRUC | cmp b-a |  |
| bpos: <br> bpos-aneg: | JRNV | bpos-apos |  |
|  | SUBXY | B10, B7 |  |
|  | MOVY | B10, B7 | ; $\mathrm{B7}=(\|\mathrm{b}\|,\|\mathrm{a}\|)$ |
|  | MOVI | $>0001 \mathrm{FFFF}, \mathrm{B} 11$ | ; $\mathrm{B} 11=(1,-1)$ |
|  | JRUC | cmp b-a |  |
| bpos-apos: | MOVE | B10, B7 | ; $\mathrm{B7}=(\|\mathrm{b}\|,\|\mathrm{a}\|)$ |
|  | MOVI | >00010001, B11 | ; $\mathrm{B} 11=(1,1)$ |


| cmp-b-a : | $\begin{aligned} & \text { CLR } \\ & \text { MOVI } \end{aligned}$ | $\begin{aligned} & \mathrm{B} 12 \\ & -1, \mathrm{~B} 13 \end{aligned}$ | ```; B13 = FFFFFFFF (set pattern to ; all 1s)``` |
| :---: | :---: | :---: | :---: |
|  | MOVE | B7, B0 |  |
|  | SRL | 16, B0 | ; $\mathrm{BO}=\mathrm{b}$ |
|  | CLR | B10 |  |
|  | MOVX | B7, B10 | ; $\mathrm{B10}=\mathrm{a}$ |
|  | CMP | B0, B10 |  |
|  | JRGT | a-ge-b |  |
| a_lt_b: | MOVE | B0, B10 |  |
|  | MOVX | B7, BO |  |
|  | RL | 16, 87 | ; $a$ and b swapped |
|  | MOVY | B11, B12 |  |
|  | SLL | 1, BO |  |
|  | SUB | B10, B0 | ; $\mathrm{BO}=2 \mathrm{~b}-\mathrm{a}$ |
|  | ADDK | 1, B10 |  |
|  | MOVE | B11, B11 | ; If drawing in $+Y$ direction, use |
|  | JRN | linel | ; LINE 0, otherwise use LINE 1 |
| lineo: | LINE | 0 |  |
|  | JRUC | done |  |
| a_ge_b: | MOVX | B11, B12 |  |
|  | SLL | 1, B0 |  |
|  | SUB | B10, $\mathrm{BO}^{\text {c }}$ | ; $\mathrm{BO}=2 \mathrm{~b}-\mathrm{a}$ |
|  | MOVE | B11, B11 | ; If drawing in -Y direction, use |
|  | JRNN | lineo | ; LINE 1, otherwise use LINE 0 |
| line1: | LINE | 1 |  |
|  | JRUC | done |  |
| horiz-line: | JRN | pixel |  |
|  | JRNV | do_fil1 |  |
|  | SUBXY | B10, B7 | ; Make DX positive |
|  | MOVE | B7, B10 |  |
|  | ADDXY | B10, B2 | ; Change start to (yl, x1) |
| vert-line: | JRNC | donfill |  |
|  | NEG | B10 | ; Make DY positive |
|  | ADDXY | B10, B2 | ; Change start to ( $\mathrm{y} 1, \mathrm{x} 1$ ) |
| do-fi11: | MOVE | B10, B7 |  |
|  | ADDI | >10001, B7 |  |
|  | FILL | XY |  |
|  | JRUC | done |  |
| pixel: | DRAV | B12, B2 |  |
| done: | MMFM | SP, B2, B7, | 1, B12, B13, B14 |
|  | RETS | 2 | ; Return to calling routine |

Example 1 This example draws a line from $(3,52)$ to $(19,55)$. Window checking is off, transparency and the pixel processing replace operation are selected, and plane masking is disabled. Assume the following registers have been loaded with these values:

| B0 $=>$ FFFF FFF1 | Decision variable $d=2 b-a=-15$ |
| :--- | :--- | :--- |
| B2 $=>00520003$ | DADDR |
| B3 $=>00000800$ | DPTCH (CONVDP $=13)$ |
| B4 $=>00000100$ | OFFSET |
| B5 $=>00300003$ | WSTART |
| B6 $=>00550025$ | WEND |
| B7 $=>00030016$ | $b: a ; b=3$ and $a=22$ |
| B9 $=>44444444$ | COLOR1 (color of the line) |
| B10 $=>00000017$ | COUNT (a+1) |
| B11 $=>00010001$ | Diagonal increment $(+1,+1)$ |
| B12 $=>00000001$ | Nondiagonal increment $(0,+1)$ |
| B13 $=>$ FFFF FFFF | PATTRN (all 1s) |

This line is shown in Figure 12-11, represented by
Before LINE execution, DADDR contains the first pixel to be drawn. During LINE execution, DADDR is updated so that it always points to the next pixel to be drawn. After this example is completed, DADDR will equal $>0055001 \mathrm{~A}$. Register B 7 contains the X and Y dimensions of the line. Register B10 indicates the number of pixels that will be drawn; if you want the endpoint to be drawn (in this case, $(19,55)$ ), B10 should equal $a+1$.

B11 contains the XY increment for diagonal moves. You can see the line progressing in a diagonal direction when it moves from $(6,52)$ to $(7,53)$; it is incremented by 1 in both the $X$ and the $Y$ dimensions. B12 contains the $X Y$ increment for nondiagonal moves. You can see the line progressing in a nondiagonal direction when it moves from $(3,52)$ to $(4,52)$; it is incremented by 1 in the $X$ dimension.


Figure 12-11. LINE Examples

Example 2 This example draws a line from $(19,52)$ to $(3,55)$. Window checking is off, transparency and the pixel processing replace operation are selected, and plane masking is disabled. Assume the following registers have been loaded with these values:

| B0 $=>$ FFFF FFF1 | Decision variable $d=2 b-a=-15$ |
| :--- | :--- | :--- |
| B2 $=>0052$ 0019 | DADDR |
| B3 $=>00000800$ | DPTCH (CONVDP $=13$ ) |
| B4 $=>00000100$ | OFFSET |
| B5 $=>00300003$ | WSTART |
| B6 $=>00550025$ | WEND |
| B7 $=>00030016$ | $b: a ; b=3$ and $a=22$ |
| B9 $=>22222222$ | COLOR1 (color of the line) |
| B10 $=>00000017$ | COUNT (a+1) |
| B11 $=>0001$ FFFF | Diagonal increment $(+1,-1)$ |
| B12 $=>0000$ FFFF | Nondiagonal increment $(0,-1)$ |
| B13 $=>$ FFFF FFFF | PATTRN (all 1s) |

This line is shown in Figure 12-11, represented by Xs .
Before LINE execution, DADDR contains the first pixel to be drawn. During LINE execution, DADDR is updated so that it always points to the next pixel to be drawn. After this example is completed, DADDR will equal $>00550002$. Register $B 7$ contains the $X$ and $Y$ dimensions of the line. Register B10 indicates the number of pixels that will be drawn; if you want the endpoint to be drawn (in this case, $(3,55)$ ), B10 should equal $a+1$.

B11 contains the XY increment for diagonal moves. You can see the line progressing in a diagonal direction when it moves from ( $F, 53$ ) to ( $\mathrm{E}, 54$ ); it is decremented by 1 in the $X$ dimension and incremented by 1 in the $Y$ dimension. B12 contains the XY increment for nondiagonal moves. You can see the line progressing in a nondiagonal direction when it moves from $(14,53)$ to $(13,53)$; it is decremented by 1 in the $X$ dimension.

Syntax LMO <Rs>,<Rd>
Execution 31 - (Bit number of leftmost 1 bit in Rs) $\rightarrow$ Rd
Encoding

| 15 | 14 | 1.3 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | , | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 |  | 0 | 1 |  |  |  |  | R |  |  |  |  |

## Operands

Description
Rs is the register to be evaluated.
LMO locates the leftmost (most significant) 1 in the source register. It then loads the 1's complement of the bit number of the leftmost-1 bit into the five LSBs of the destination register. The 27 MSBs of the destination register are loaded with Os. Bit 31 of Rs is the MSB (leftmost) and bit 0 is the LSB. If there are no 1 bits in the source register, then the destination result is 0 and status bit $Z$ is set.

The source register contents can be normalized by following this instruction by executing the RL Rs, Rd instruction, where Rs is the destination register of the LMO instruction and Rd is the source register.

The source and destination registers must be in the same register file.
Words $\quad 1$
Machine
States
1.4

Status Bits
N Unaffected
C Unaffected
Z 1 if the source register contents are 0,0 otherwise.
$V$ Unaffected

## Examples

## Code

## Before

After
NCZV A1

| LMO AO, A1 | $>00000000$ | $x \times 1 x$ | $>00000000$ |
| :--- | :--- | :--- | :--- |
| LMO AO, A1 | $>00000001$ | $x \times 0 x$ | $>0000001 F$ |
| LMO AO, A1 | $>00000010$ | $x \times 0 x$ | $>0000001 \mathrm{~B}$ |
| LMO AO, A1 | $>08000000$ | $x \times 0 x$ | $>00000004$ |
| LMO AO, A1 | $>80000000$ | $x \times 0 x$ | $>00000000$ |

Syntax MMFM <Rs>,[<register list $>$ ]

Execution

Encoding

Operands

Fields
Description

If Register $n$ in <register list> then *Rs $+\rightarrow \mathrm{R} n$
Repeat for $n=0$ to 15

| 1514 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | R |  |  |  |
| Mask |  |  |  |  |  |  |  |  |  |  |  |  |  |

Rs points to the first location in a block of memory.
Register list is a list of registers to be moved (such as A0, A1, A9).
Mask is a binary representation of the register list.
MMFM loads the contents of a specified list of either A or B file registers (not both) from a block of memory. Rs points to the first location in the memory block. Rs and the registers in the list must be in the same register file.

The MMFM and MMTM instructions can be thought of as "stack" instructions for storing and retrieving multiple registers in memory. MMTM stores the registers in memory, using Rs as a "stack pointer." The stack "shrinks" in the direction of increasing linear address, with Rs containing the bit address of the top of the stack. MMFM reverses the action of the MMTM instruction. Rs is postincremented by 32 when popping off the stack. Each register is removed from the stack LSW first, with higher order registers moved first. (The alignment of Rs affects the instruction timing as indicated in Machine States, below.) If a 0 mask is supplied, the SP will be popped from memory and loaded. Note that including Rs in the register list produces unpredictable results.

The bit assignments in the mask are:

If Rs is in file $A$ :

| SP A 14 A 13 A 12 A 11 A 10 A 9 A 8 A 7 A 6 A 5 A 4 A 3 A 2 A 1 A 0 <br> $15(\mathrm{MSB})$                |
| :--- |
| 10 |

If Rs is in file $B$ :

| SP B 14 B 13 B 12 B 11 B 10 B 9 B 8 B 7 B 6 B 5 B 4 B 3 B 2 B 1 B 0 <br> $15(\mathrm{MSB}$                |
| :--- |
| 10 |

Words 2
Machine
States

Cache Enabled
Aligned: $\quad 3+4 n+(2)$ extended states
Nonaligned: $\quad 3+8 n+(6)$ extended states

Cache Disabled
$9+4 n$
$9+8(n+1)$

Status Bits $\mathbf{N}$ Unaffected
C Unaffected
$Z$ Unaffected
V Unaffected

Examples Assume that memory contains the following values before instruction execution:

| Address | Data | Address | Data |
| :---: | :---: | :---: | :---: |
| $>000100 \mathrm{FO}$ | >1111 | >00010070 | $>\mathrm{CCCC}$ |
| $>000100 E 0$ | $>\mathrm{B} 1 \mathrm{~B} 1$ | >00010060 | $>\mathrm{BCBC}$ |
| >000100D0 | >2222 | >00010050 | > DDDD |
| $>000100 \mathrm{CO}$ | > ${ }^{\text {2 } 2 \text { B2 }}$ | >00010040 | > BDBD |
| $>000100 \mathrm{BO}$ | >3333 | >00010030 | >EEEE |
| $>000100 \mathrm{AO}$ | > B3B3 | >00010020 | >BEBE |
| >00010090 | $>7777$ | >00010010 | >FFFF |
| >00010080 | > ${ }^{\text {7 }}$ B7 | >00010000 | $>\mathrm{BFBF}$ |

Register $\mathrm{BO}=>00010000$
MMFM B0,B1,B2,B3,B7,B12,B13,B14,SP
or
MMFM BO,>710F
Register contents after instruction execution:
B0 $=>00100100$
B12 = >CCCC BCBC
$\mathrm{B} 1=>1111 \mathrm{~B} 1 \mathrm{~B} 1$
B13 = >DDDD BDBD
$\mathrm{B} 2=>2222 \mathrm{~B} 2 \mathrm{~B} 2$
B4 $=>3333$ В3B3
$B 8=>7777$ В7B7
B14 = >EEEE BEBE
SP $=>$ FFFF BFBF
Others unchanged
Syntax MMTM <Rd>,<register list>

Execution If Register $n$ in <register list> then $\mathrm{R} n \rightarrow-{ }^{*} \mathrm{Rd}$
Repeat for $n=0$ to 15
Encoding

## Operands

Fields
Description


Register list is a list of registers to be moved (such as A0,A1,A9).
Mask is a binary representation of the register list.
MMTM stores the contents of a specified list of either A or B file registers (not both) from a block of memory. Rs points to the first location in the memory block. Rs and the registers in the list must be in the same register file.

The MMFM and MMTM instructions can be thought of as "stack" instructions for storing and retrieving multiple registers in memory. MMTM stores the registers in memory, using Rs as a "stack pointer." The stack "shrinks" in the direction of increasing linear address, with Rs containing the bit address of the top of the stack. MMFM reverses the action of the MMTM instruction. Rs is postincremented by 32 when popping off the stack. Each register is removed from the stack LSW first, with higher order registers moved first. (The alignment of Rs affects the instruction timing as indicated in Machine States, below.)

When execution of the MMTM instruction is complete, the contents of the lowest-numbered register in the list will reside at the highest address in the memory block. Rd will have been decremented to point to the contents of the highest-numbered register in the list.

If a register list is not specified, the GSP will store all the registers of a register file, starting at the location specified by Rs. Rs indicates the register file that will be affected. For example, MMTM A3 stores the A-file registers in memory, beginning at the address in register A3. Similarly, MMTM BO stores the B -file registers in memory, beginning at the address in register B0. If you use SP as the pointer register in this manner, the GSP will assume you want to store the A-file registers inm memory. If you want to use the stack pointer but intend to store the B-file registers, use B15 instead of SP.

The GSP uses a mask to indicate which registers will be affected. Registers in the list are indicated by a 1 in the appropriate location within the mask. If a 0 mask is supplied, A0 or B0 will be pushed on the stack. The bit assignments in the mask are:

If Rs is in file $A$ :

| A 0 | A 1 | A 2 | A 3 | A 4 | A 5 | A 6 | A 7 | A 8 | A 9 | A 10 | A 11 | A 12 | A 13 | A 14 | SP |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 15 (MSB) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

If Rs is in file $B$ :

| B 0 | B 1 | B 2 | B 3 | B 4 | B 5 | B 6 | B 7 | B 8 | B 9 | B 10 | B 11 | B 12 | B 13 | B 14 | SP |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $15(\mathrm{MSB})$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Words 2
Machine

## States

Cache Disabled
$8+4 n+2$ $10(n+1)$

Status Bits $N$ Unaffected
C Unaffected
$Z$ Unaffected
V Unaffected
Examples Assume that these registers contain the following values before instruction execution:

```
A1 =>0010 0000
A12 = > CCCC ACAC
AO =>0000 AOAO
A13 = > DDDD ADAD
A2 = >2220 A2A2 }\quad\mathrm{ A14 = >EEEE AEAE
A4 =>4444 A4A4 }\quad\mathrm{ SP = >FFFF AFAF
A8 = >8888 A8A8
MMTM A1,A0,A2,A4,A8,A12,A13,A14,SP
or
MMTM Al,>A88F
```

After instruction execution, register A1 $=>000 \mathrm{FFF00}$. The other registers are not changed.

Memory will contain the following values after instruction execution:

| Address | Data | Address | Data |
| :---: | :---: | :---: | :---: |
| >000FFFO0 | >AFAF | >000FFF80 | > A8A8 |
| >000FFF10 | >FFFF | >000FFFF90 | >8888 |
| $>000$ FFF20 | > AEAE | $>000 \mathrm{FFFA} 0$ | > A4A4 |
| >000FFF30 | >EEEE | >000FFFB0 | >4444 |
| >000FFF40 | >ADAD | >000FFFFCO | > A2A2 |
| >000FFF50 | > DDDD | >000FFFFD0 | > 2222 |
| >000FFF660 | > ACAC | >000FFFEO | > AOAO |
| >000FFF70 | > CCCC | >000FFFFO | >0000 |

Syntax MODS $<R s>,<R d>$
Execution (Rd) $\bmod (R s) \rightarrow R d$
Encoding

Description MODS performs a 32-bit signed divide of the 32 -bit dividend in the destination register by the 32 -bit value in the source register, and returns a 32 -bit remainder in the destination register. The remainder is the same sign as the dividend. The original contents of the destination register will always be overwritten.

The source and destination registers must be in the same register file.
Words $\quad 1$
Machine
States
40,43 (normal case)
41,44 if result $=80000000$
3,6 if $\mathrm{Rs}=0$
Status Bits $\quad \mathbf{N} 1$ if the remainder is negative, 0 otherwise.
C Unaffected
Z 1 if the remainder is 0,0 otherwise.
V 1 if the quotient overflows (cannot be represented by 32 bits), 0 otherwise. The following conditions set the overflow flag:

- The divisor is 0
- The quotient cannot be contained within 32 bits

Examples Code
MODS AO, A1
MODS AO, A1
MODS AO, A1
MODS AO, A1
MODS AO, A1
MODS AO, A1
MODS AO, A1
MODS AO, A1
MODS AO, A1
MODS AO, A1
MODS AO, A1
MODS AO, A1
MODS AO, A1

## Before

$\begin{array}{cc}\text { A0 } & \text { A1 } \\ >00000000 & >00000000\end{array}$

After
NCZV A0
$0 \times 01>00000000$
$0 \times 01>00000007$
$0 \times 01>$ FFFF FFF9
$0 \times 10>00000000$
$0 \times 00>00000003$
$0 \times 10>00000000$
$1 \times 00>$ FFFFFFFD
$0 \times 10>00000000$
$0 \times 10>00000000$
$0 \times 00>00000003$
$0 \times 10>00000000$
$1 \times 00>$ FFFF FFFD
$0 \times 10>00000000$


Description MODU performs a 32-bit unsigned divide of the 32-bit dividend in the destination register by the 32 -bit value in the source register, and returns a 32 -bit remainder in the destination register. The original contents of the destination register will always be overwritten.

The source and destination registers must be in the same register file.
Words $\quad 1$
Machine States

35,38
3,6 if $R s=0$
Status Bits N Unaffected
C Unaffected
Z 1 if the remainder is 0,0 otherwise.
V 1 if divisor (Rs) equals 0,0 otherwise.
Examples

## Code

MODU AO,A1
MODU AO,A1
MODU AO, AI
MODU AO.AI
MODU AO, AI
MODU AO,A1
MODU AO,AI

## Before

A0 A1
$>00000000$
$>00000000>000000$
$>00000000 \quad>$ FFFF FFF9
$>00000004>00000008$
$>00000004>00000007$
$>00000004>00000000$
$>00000004>$ FFFF FFF9

After
NCZV A1

$$
\times \times 01>00000000
$$

$$
\mathrm{x} \times 01>00000007
$$

$$
\times \times 01>F F F F \text { FFF9 }
$$

$$
x \times 10>00000000
$$

$$
\times \times 00>00000003
$$

$$
\times \times 10>00000000
$$

$$
\times \times 00>00000001
$$

Syntax MOVB <Rs>,*<Rd>

Execution Rs $\rightarrow$ *Rd
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 |  | Rs | R |  | Rd |  |  |  |  |

Operands

Description MOVB moves a byte from the source register to the memory address contained in the destination register. The source operand byte is right justified in the source register and it is the eight LSBs of the register which are moved. The memory address is a bit address and the field size for the move is eight bits. The source and destination registers must be in the same register file.

Words
1
Machine
States
Status Bits
N Unaffected
C Unaffected
$Z$ Unaffected
V Unaffected
Examples Assume that memory contains the following values before instruction execution:

| Address | Data |
| ---: | ---: |
| $>5000$ | $>0000$ |
| $>5010$ | $>0000$ |


| Códe |  | Before |  | After |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A0 | A1 | $@>5000$ | @ $>5010$ |
| MOVB | A0,*A1 | >89AB CDEF | >0000 5000 | $>00 \mathrm{EF}$ | >0000 |
| MOVB | A0,*A1 | >89AB CDEF | >0000 5001 | >01 DE | >0000 |
| MOVB | A0, *A1 | >89AB CDEF | >0000 5009 | > DE00 | >0001 |
| MOVB | A0,*A1 | >89AB CDEF | $>0000500 \mathrm{C}$ | >F000 | $>000 \mathrm{E}$ |


| Syntax | MOVB <Rs>, ${ }^{*}<R d$ (Displacement) $>$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | Rs $\rightarrow$ *(Rd + Displacement) |  |  |  |  |  |  |  |  |
| Encoding | $\begin{array}{llllll}15 & 14 & 13 & 12 & 11 & 10\end{array}$ | 9 | 8 | 7 | 65 | 4 | 32 | 1 | 0 |
|  | $1 \begin{array}{llllll}1 & 0 & 1 & 0 & 1 & 1\end{array}$ | 0 | Rs |  |  | R | Rd |  |  |
|  | Displacement |  |  |  |  |  |  |  |  |
| Operands | Rs The source byte is the eight LSBs of the register. |  |  |  |  |  |  |  |  |
|  | *Rd(Displacement) <br> The destination location is the memory address formed by the sum of the specified register contents and the signed 16 -bit displacement, contained in the extension word following the opcode. |  |  |  |  |  |  |  |  |
| Description | MOVB moves a byte from the source register to the destination memory address. The source operand byte is right justified in the source register; it is the eight LSBs of the register which are moved. The destination memory address is a bit address and is formed by adding the contents of the specified register to the signed 16-bit displacement. This is a field move, and the field size for the move is eight bits. The source and destination registers must be in the same register file. |  |  |  |  |  |  |  |  |
| Words | 2 |  |  |  |  |  |  |  |  |
| MachineStates |  |  |  |  |  |  |  |  |  |
| Status Bits | N Unaffected <br> C Unaffected <br> Z Unaffected <br> V Unaffected |  |  |  |  |  |  |  |  |
| Examples | Assume that memory contains the following values before instruction execution: |  |  |  |  |  |  |  |  |
|  | Address Data <br> $>10000$ $>0000$ <br> $>10010$ $>0000$ |  |  |  |  |  |  |  |  |
|  | Code | Before |  |  | After |  |  |  |  |
|  |  | A0 |  |  | A1 |  | @>10000 @ ${ }^{\text {P }} 10010$ |  |  |
|  | MOVB AO, *A1 (0) | >89AB CDEF |  |  | >0001 | 0000 | >00EF |  | 00 |
|  | MOVB A0,*A1 (1) | >89AB CDEF |  |  | >0001 | 0000 | >01 DE |  | 00 |
|  | MOVB A0, *A1 (9) | $>89 \mathrm{AB}$ CDEF |  |  | $>0001$ | 0000 | > DE00 | $>0$ |  |
|  | MOVB A0, *A1 (12)MOVB A0, *A1 (32767) | >89AB CDEF |  |  | >0001 | 0000 | > F000 | $>0$ |  |
|  |  | $>89 \mathrm{AB} \mathrm{CDEF}$ |  |  | $>0000$ | 8001 | $1>00 E F$ | $>0$ |  |
|  | MOVB A0,*A1 (32767) MOVB A0,*A1 $(-32768)$ | $>89 \mathrm{AB} \mathrm{CDEF}$ |  |  | >0001 | 8000 | >00EF |  |  |

Syntax MOVB <Rs>,@<DAddress>

## Execution Rs $\rightarrow$ @DAddress

Encoding

Operands Rs The source byte is the eight LSBs of the register.

## DAddress

The destination location is the linear memory address contained in the two extension words following the instruction.

Description MOVB moves a byte from the source register to the destination memory address. The source operand byte is right justified in the source register and it is the eight LSBs of the register which are moved. The specified destination memory address is a bit address and the field size for the move is eight bits. The source and destination registers must be in the same register file.

Words 3

## Machine

States
See MOVE and MOVB Instructions Timing, Section 13.2.
Status Bits $\quad N$ Unaffected
C Unaffected
$Z$ Unaffected
$\checkmark$ Unaffected
Examples Assume that memory contains the following values before instruction execution:

| Address | Data |
| :---: | ---: |
| $>5000$ | $>0000$ |
| $>5010$ | $>0000$ |

Code

| MOVB AO, $(>5000$ | $>89 \mathrm{AB}$ CDEF |
| :--- | :--- |
| MOVB AO, $>5001$ | $>89 \mathrm{AB} \mathrm{CDEF}$ |
| MOVB AO, $\mathrm{Q}>5009$ | $>89 \mathrm{AB} \mathrm{CDEF}$ |
| MOVB AO, $@>500 \mathrm{C}$ | $>89 \mathrm{AB} \mathrm{CDEF}$ |

## After

$$
\begin{array}{cc}
@>5000 & @>5010 \\
>00 E F & >0000 \\
>01 D E & >0000 \\
>\text { DE00 } & >0001 \\
>\text { F000 } & >000 E
\end{array}
$$

Syntax MOVB * $<R s>,<R d>$
Execution $\quad{ }^{*} \mathrm{Rs} \rightarrow \mathrm{Rd}$


Operands *Rs The source byte location is the memory address contained in the specified register.

Description MOVB moves a byte from the memory address contained in the source register to the destination register. The source memory address is a bit address and the field size for the move is eight bits. When the byte is moved into the destination register, it is right justified and sign extended to 32 bits. This instruction also performs an implicit compare to 0 of the field data. The source and destination registers must be in the same register file.

## Words

1

Machine
States
Status Bits $\quad \mathbf{N} 1$ if the sign-extended data moved into register is negative, 0 otherwise.
C Unaffected
Z 1 if the sign-extended data moved into register is 0,0 otherwise. $\checkmark 0$

Examples Assume that memory contains the following values before instruction execution:

| Address | Data |
| ---: | ---: |
| $>5000$ | $>00 \mathrm{EF}$ |
| $>5010$ | $>89 \mathrm{AB}$ |


| Code | Before |  | After |  |
| :--- | :--- | :--- | :--- | :--- |
|  | A0 |  | A1 | NCZV |
| MOVB *AO, A1 | $>00005000$ | $>F F F F F F E F$ | $1 \times 00$ |  |
| MOVB *AO,A1 | $>00005001$ | $>00000077$ | $0 \times 00$ |  |
| MOVB *AO,A1 | $>00005008$ | $>00000000$ | $0 \times 10$ |  |
| MOVB *AO,A1 | $>0000500 \mathrm{C}$ | $>$ FFFFFFB0 | $1 \times 00$ |  |


| Syntax | MOVB * $<R s>,{ }^{*}<R d>$ |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | *Rs $\rightarrow$ *Rd |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | $\begin{array}{llll}15 & 14 & 13 & 1\end{array}$ | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 100 | 1 | 1 | 0 |  |  | Rs |  | R |  |  | Rd |  |
| Operands | *Rs The source byte location is the memory address contained in the specified register. |  |  |  |  |  |  |  |  |  |  |  |  |
|  | *Rd The destination location is the memory address contained in the specified register. |  |  |  |  |  |  |  |  |  |  |  |  |
| Description | MOVB moves a byte from the source memory address to the destination memory address. Both memory addresses are bit addresses and the field size for the move is eight bits. The source and destination registers must be in the same register file. |  |  |  |  |  |  |  |  |  |  |  |  |
| Words | 1 |  |  |  |  |  |  |  |  |  |  |  |  |
| MachineStates |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Status Bits | N Unaffected <br> C Unaffected <br> Z Unaffected <br> V Unaffected |  |  |  |  |  |  |  |  |  |  |  |  |
| Examples | Assume that memory contains the following values before instruction execution: |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Address  <br> $>5000$  <br> $>$ Data  <br> $>5010$  <br> $>6000$ $>89 A B$ <br> $>6010$ $>0000$ <br>  $>0000$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Code |  | Before |  |  | After |  |  |  |  |  |  |  |
|  |  |  | AO |  |  |  | A1 |  |  | >6000 |  | @ $>6$ |  |
|  | MOVB *A0,*A1 |  | $>0000$ | 5000 |  |  | 00006 | 000 |  | -00EF |  | > 00 |  |
|  | MOVB *AO,*A1 |  | $>0000$ | 5000 |  |  | 00006 | 001 |  | O1DE |  | >000 |  |
|  | MOVB *A0,*A1 |  | $>0000$ | 5000 |  |  | 00006 | 009 |  | $\bigcirc$ DEOO |  | >00 |  |
|  | MOVB *AO, *A1 |  | $>0000$ | 5000 |  |  | 00006 | 00C |  | F000 |  | >00 |  |
|  | MOVB *A0,*A1 |  | $>0000$ | 5001 |  |  | 00006 | 000 |  | 00F7 |  | $>00$ |  |
|  | MOVB *AO,*A1 |  | $>0000$ | 5001 |  |  | 00006 | 001 |  | $\bigcirc 01 \mathrm{EE}$ |  | $>00$ |  |
|  | MOVB *AO, *A1 |  | $>0000$ | 5001 |  |  | 00006 | 009 |  | EEOO |  | $>00$ |  |
|  | MOVB *AO,*A1 |  | $>0000$ | 5001 |  |  | 00006 | 00C |  | > 7000 |  | $>00$ |  |
|  | MOVB *A0,*A1 |  | $>0000$ | 5009 |  |  | 00006 | 000 |  | -00E6 |  | $>00$ |  |
|  | MOVB *AO, *A1 |  | $>0000$ | 5009 |  |  | 00006 | 001 |  | $\bigcirc 101 \mathrm{CC}$ |  | $>00$ |  |
|  | MOVB *AO,*A1 |  | $>0000$ | 5009 |  |  | 00006 | 009 |  | CCOO |  | $>00$ |  |
|  | MOVB *AO, *AI |  | $>0000$ | 5009 |  |  | 00006 | 00C |  | >000 |  | $>00$ |  |
|  | MOVB *AO, *AI |  | $>0000$ | 500C |  |  | 00006 | 000 |  | O00BC |  | $>00$ |  |
|  | MOVB *AO, *A1 |  | $>0000$ | 500C |  |  | 00006 | 001 |  | $>0178$ |  | $>00$ |  |
|  | MOVB *AO, *A1 |  | $>0000$ | 500C |  |  | 00006 | 009 |  | $>7800$ |  | >00 |  |
|  | MOVB *AO,*A1 |  | $>0000$ | 500C |  |  | 00006 | 00C |  | C000 |  | $>00$ |  |


| Syntax | MOVB *<Rs(Displacement) $>,<R d>$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | * $\mathrm{Rs}+$ Displacement $) \rightarrow \mathrm{Rd}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  | R |  |  |  |  |
|  | Displacement |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Operands *Rs(Displacement)
The source byte location is the memory address specified by the sum of the specified register contents and the signed 16-bit displacement, contained in the extension word following the opcode.

Description MOVB moves a byte from the source memory address to the destination register. The source memory address is a bit address and is formed by adding the contents of the specified register to the signed 16 -bit displacement. The field size is eight bits. When the byte is moved into the destination register, it is right justified and sign extended to 32 bits. This instruction also performs an implicit compare to 0 of the field data. The source and destination registers must be in the same register file.

## Words 2

Machine
States
Status Bits
See MOVE and MOVB Instructions Timing, Section 13.2.
N 1 if the sign-extended data moved into register is negative, $O$ otherwise.
C Unaffected
Z 7 if the sign-extended data moved into register is 0,0 otherwise.
V 0
Examples Assume that memory contains the following values before instruction execution:

| Address | Data |
| :---: | :---: |
| $>10000$ | $>00 \mathrm{EF}$ |
| $>10010$ | $>89 \mathrm{AB}$ |


| Code |  | Before | After |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | AO | A1 | nczv |
| MOVB | *AO(0), A1 | >0001 0000 | > FFFF FFEF | $1 \times 00$ |
| movB | * AO 0 (1), A1 | $>00010000$ | >0000 0077 | $0 \times 00$ |
| MOVB | *A0 (8), A1 | $>00010000$ | >0000 0000 | $0 \times 10$ |
| movB | *AO (12), A1 | >0001 0000 | > FFFF FFBO | $1 \times 00$ |
| movB | *A0 (32767), A1 | $>00008001$ | >FFFF FFEF | $1 \times 00$ |
| moVB | *A0 (-32768), A1 | >0001 8000 | $>$ FFFF FFEF | $1 \times 00$ |

Syntax MOVB *<Rs(Displacement)>, *<Rd(Disp/acement)>
Execution $\quad *(R s+$ Displacement $) \rightarrow *(R d+$ Displacement $)$
Encoding

Operands *Rs(Displacement)
The source byte location is the memory address specified by the sum of the specified register contents and the signed 16 -bit displacement, contained in the first of two extension words following the opcode.

## *Rd(Displacement)

The destination location is the memory address specified by the sum of the specified register contents and the signed 16 -bit displacement, contained in the second of two extension words following the opcode.

Description MOVB moves a byte from the source memory address to the destination memory address. Both the source and destination memory addresses are bit addresses and are formed by adding the contents of the specified register to its respective signed 16 -bit displacement. The field size is eight bits. The source and destination registers must be in the same register file.
Words 3
Machine
States See MOVE and MOVB Instructions Timing, Section 13.2.
Status Bits $\mathbf{N}$ Unaffected
C Unaffected
Z Unaffected
$\checkmark$ Unaffected

Examples Assume that memory contains the following values before instruction execution:

| Address | Data |
| :---: | :---: |
| $>10000$ | $>$ CDEF |
| $>10010$ | $>89 A B$ |
| $>11000$ | $>0000$ |
| $>11010$ | $>0000$ |

Code

| fore | After |  |  |
| :---: | :---: | :---: | :---: |
| A0 | A1 | @>11000 | @ ${ }^{1101}$ |
| >0001 0000 | >0001 1000 | >00EF | >0000 |
| >0001 0000 | >0001 1000 | >01 DE |  |
| >0001 0000 | >0001 1000 | >DEOO | >0001 |
| >0001 0000 | >0001 1000 | >FOOO | O00E |
| >0001 0000 | >0000 9001 | >00EF | 0 |
| >0001 0000 | >0001 9000 | >00EF | 000 |
| >0001 0000 | >0001 1000 | >00BC | >0000 |
| >0001 0000 | >0001 1000 | >0178 | >0000 |
| >0001 0000 | >0001 1000 | > 7800 | >0001 |
| >0001 0000 | >0001 1000 | >C000 | 00B |
| >0001 0000 | >0000 9001 | >00BC | - |
| >0001 0000 | >0001 9000 | >00BC | 000 |
| >0000 8001 | >0001 1000 | >00EF | >0000 |
| >0000 8001 | >0001 1000 | >01DE | 0 |
| >0000 8001 | >0001 1000 | > DEOO | 0001 |
| >0000 8001 | >0001 1000 | >F000 | O00E |
| >0000 8001 | >0000 9001 | >00EF | >0000 |
| >0000 8001 | >0001 9000 | >00EF | >0000 |
| >0001 8000 | >0001 1000 | >00EF | >0000 |
| >0001 8000 | >0001 1000 | >01DE | 0000 |
| >0001 8000 | >0001 1000 | > DEOO | >0001 |
| >0001 8000 | >0001 1000 | >F000 | $>000 \mathrm{E}$ |
| >0001 8000 | >0000 9001 | >00EF | 0 |
| >00018000 | 01900 | >00E | >0000 |

Syntax MOVB @<SAddress>,<Rd>
Execution @SAddress $\rightarrow$ Rd
Encoding

Operands

Description MOVB moves a byte from the source memory address to the destination register. The specified source memory address is a bit address and the field size for the move is eight bits. When the byte is moved into the destination register, it is right justified and sign extended to 32 bits. This instruction also performs an implicit compare to 0 of the field data. The source and destination registers must be in the same register file.

Words 3
Machine
States
See MOVE and MOVB Instructions Timing, Section 13.2.
Status Bits $\quad$ N 1 if the sign-extended data moved into register is negative, 0 otherwise.
C Unaffected
Z 1 if the sign-extended data moved into register is 0,0 otherwise.
V 0
Examples Assume that memory contains the following values before instruction execution:

| Address | Data |
| :---: | :---: |
| $>10000$ | $>00 \mathrm{EF}$ |
| $>10010$ | $>89 \mathrm{AB}$ |


| Code | After <br>  <br>  <br>  <br> A1 |  |
| :--- | :--- | :--- |
| MOVB $@>10000$, AI | $>$ FFFF FFEF | $1 \times 00$ |
| MOVB @>10001,A1 | $>00000077$ | $0 \times 00$ |
| MOVB @>10008,A1 | $>00000000$ | $0 \times 10$ |
| MOVB @>1000C,A1 | $>$ FFFFFFB0 | $1 \times 00$ |



## Operands

## SAddress

The source byte location is the linear memory address contained in the first set of two extension words following the instruction.

## DAddress

The destination location is the linear memory address contained in the second set of two extension words following the instruction.

Description MOVB moves a byte from the source memory address to the destination memory address. Both the source and destination addresses are interpreted as bit addresses and the field size for the move is eight bits.

Words 5
Machine
States
See MOVE and MOVB Instructions Timing, Section 13.2.
Status Bits N Unaffected
C Unaffected
Z Unaffected
$V$ Unaffected

Examples Assume that memory contains the following values before instruction execution:

| Address | Data |
| ---: | :---: |
| $>10000$ | $>C D E F$ |
| $>10010$ | $>89 A B$ |
| $>11000$ | $>0000$ |
| $>11010$ | $>0000$ |

## Code

MOVB @>10000, @>11000 MOVB @>10000, @>11001 MOVB @>10000, @>11009 MOVB $@>10000, @>1100 \mathrm{C}$ MOVB $@>10001, @>11000$ MOVB @>10001, @>11001 MOVB @>10001, @>11009 MOVB $@>10001, @>1100 \mathrm{C}$ MOVB @>10009, @>11000 MOVB $Q>10009, a>11001$ MOVB @>10009, @>11009 MOVB @>10009, @>1100C MOVB @>1000C, @>11000 MOVB $@>1000 C$, @ $>11001$ MOVB @>1000C, @>11009 MOVB @>1000C, @>1100C

## After

| $@>11000$ | @>11010 |
| :---: | :---: |
| $>00 \mathrm{EF}$ | >0000 |
| $>01 \mathrm{DE}$ | >0000 |
| > DE00 | >0001 |
| >F000 | $>000 \mathrm{E}$ |
| >00F7 | >0000 |
| $>01 \mathrm{EE}$ | >0000 |
| >EEOO | >0001 |
| > 7000 | $>000 \mathrm{~F}$ |
| >00E6 | >0000 |
| $>01 \mathrm{CC}$ | $>0000$ |
| > CCOO | $>0001$ |
| >6000 | $>000 \mathrm{E}$ |
| $>00 \mathrm{BC}$ | >0000 |
| >0178 | $>0000$ |
| $>7800$ | >0001 |
| > 0000 | $>000 \mathrm{~B}$ |

Syntax MOVE <Rs>,<Rd>

Execution $\quad(R s) \rightarrow R d$

Encoding $\quad$| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | $M$ | $M$ | Rs |  | $R$ |  | Rd |  |  |  |

Fields

## Description

M Cross File A/File B boundary
$\mathbf{M}=\mathbf{0}$ if registers are in same file $\mathbf{M}=\mathbf{1}$ if registers are in different files

## R Register file select

$\mathbf{R}=0$ specifies register file $A$
$R=1$ specifies register file $B$

MOVE moves the 32 bits of data from the source register to the destination register. Note that this is not a field move; therefore, the field size has no effect. The source and destination registers can be any of the 31 locations in the on-chip register file. Note that this is the only MOVE instruction that allows the source and destination registers to be in different files. This instruction also performs an implicit compare to 0 of the register data.

Words
1
Machine
States
Status Bits
N 1 if the 32-bit data moved is negative, 0 otherwise.
C Unaffected
Z 1 if the 32-bit data moved is 0,0 otherwise.
V 0
Examples
Code
Before After A0 A1 NCZV
MOVE AO, A1 $>0000$ FFFF $>0000$ FFFF $>x x x x$ xxxx $0 x 00$
MOVE AO,A1 $>00000000>00000000>x x x x$ xxxx $0 \times 10$
MOVE AO,A1 $\quad$ FFFFFFFF $>F F F F F F F F>x x x x$ xxxx $1 \times 00$
MOVE AO,B1 >0000 FFFF $>x x x x ~ x x x x>0000$ FFFF $0 x 00$
MOVE AO,B1 >0000 $0000>x x x x$ xxxx >00000000 $0 \times 10$
MOVE AO,BI >FFFFFFFF >xxxx xxxx >FFFFFFFF $1 \times 00$

Syntax MOVE $<R s>,{ }^{*}<R d>[,<F>]$
Execution (field)Rs $\rightarrow$ (field) ${ }^{*} R d$
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 0 | F | Rs | R |  |  |  |  |  |  |

Operands Rs The source operand is the right justified field in the specified register. $1-32$ bits of the register are moved, depending on the field size selected.
*Rd Destination register (indirect). The destination location is the memory address contained in the specified register.

F is an optional operand; it defaults to 0 .
$\mathrm{F}=0$ selects FS 0 .
$F=1$ selects FS1.
Description MOVE moves a field from the source register to the memory address contained in the destination register. This memory address is a bit address and the field size for the move is $1-32$ bits. The SETF instruction sets the field size and extension. The source and destination registers must be in the same register file.

Words 1
Machine
States
See MOVE and MOVB Instructions Timing. Section 13.2.
Status Bits N Unaffected
C Unaffected
$Z$ Unaffected
V Unaffected
Examples Assume that memory contains the following values before instruction execution:

| Address | Data |
| :--- | ---: |
| $>15500$ | $>0000$ |
| $>15510$ | $>0000$ |
| $>15520$ | $>0000$ |

Register A0 $=>$ FFFF FFFF

| Code |  | Before |  | After |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A1 | FS0/1 | $@>15500$ | Q>15510 | - $>15520$ |
| MOVE | A0, *A1,0 | $>00015500$ | $5 / \mathrm{x}$ | $>001 \mathrm{~F}$ | $>0000$ | $>0000$ |
| MOVE | A0, *A1, 1 | >00015503 | x/8 | >07F8 | $>0000$ | $>0000$ |
| MOVE | A0, *A1,0 | >00015508 | 13/x | >FFO0 | $>001 \mathrm{~F}$ | >0000 |
| MOVE | A0,*A1,1 | >0001550B | x/16 | > F800 | >07FF | >0000 |
| MOVE | A0, *A1,0 | >0001550D | 19/x | > E000 | >FFFF | >0000 |
| MOVE | A0, *A1,1 | $>0001550 \mathrm{C}$ | x/24 | > FOOO | > FFFF | >000F |
| MOVE | A0, *A1,0 | $>00015512$ | 27/x | $>0000$ | > FFFC | >1 FFF |
| MOVE | A0,*A1,1 | $>00015510$ | x/32 | $>0000$ | >FFFF | >FFFF |



| Syntax | MOVE <Rs>, - ${ }^{*}<R d>[1, F>]$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | Rd - field size $\rightarrow$ Rd (field)Rs $\rightarrow$ (field) *Rd |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 1 | 0 | 1 | 0 | 0 | 0 | F |  |  |  |  | R |  |  |  |  |

Operands Rs The source operand is the right justified field in the specified register. 1-32 bits of the register are moved, depending on the field size.
-*Rd Destination register (indirect with predecrement). The destination location is the memory address contained in the specified register predecremented by the field size selected. This is also the final value for the register.
F is an optional operand; it defaults to 0 .
$\mathrm{F}=0$ selects FSO .
F $=1$ selects FS1.
Description MOVE moves a field from the source register to the memory address contained in the destination register predecremented by the field size. The memory address in the destination register is a bit address and the field size for the move is $1-32$ bits. The SETF instruction sets the field size and extension. Rs and Rd must be in the same register file.
Words
1
Machine
States
Status Bits
See MOVE and MOVB Instructions Timing, Section 13.2.
$\begin{array}{ll}\text { N } & \text { Unaffected } \\ \text { C } & \text { Unaffected } \\ \text { Z } & \text { Unaffected } \\ \text { V } & \text { Unaffected }\end{array}$
Examples Assume that memory contains the following values before instruction execution:

| Address | Data |
| ---: | ---: |
| $>15500$ | $>0000$ |
| $>15510$ | $>0000$ |
| $>15520$ | $>0000$ |

Register A0 $=>$ FFFF FFFF

Code


## Before

A1 $\quad$ FSO/1

FSO/ 1
$5 / x$

## 13/x

$x / 16$
19/x
$x / 24$
$x$
$27 / x$
$x / 32$
$>0001552 \mathrm{~B}$

## After

## A1

@>15500@>15510@>15520
$>0000>0000>F 800$
$>0001551 \mathrm{~B}>0000>0000>1$ FEO
$>0001551 \mathrm{~B}>0000>F 800>00 \mathrm{FF}$
$>00015518>0000>F F 00>00 F F$
$>00015510>0000>$ FFFF >0007
$>00015508>$ FFOO $>$ FFFF $>0000$
$>00015509>$ FEOO >FFFF $>000 \mathrm{~F}$
$>00015500>F F F F>F F F F>0000$


Operands Rs The source operand is the right justified field in the specified register. $1-32$ bits of the register are moved, depending on the field size selected.
*Rd(Displacement)
Destination register with displacement. The destination location is the memory address specified by the sum of the specified register contents and the signed 16 -bit displacement, contained in the extension word following the opcode.

F is an optional operand; it defaults to 0 .
$\mathrm{F}=0$ selects FSO .
$\mathrm{F}=1$ selects FS 1 .
Description MOVE moves a field from the source register to the destination memory memory address. The destination memory address is a bit address and is formed by adding the contents of the specified register to the signed 16-bit displacement. The field size for the move is $1-32$ bits. The SETF instruction sets the field size and extension. The source and destination registers must be in the same register file.

Words 2
Machine
States
See MOVE and MOVB Instructions Timing, Section 13.2.
Status Bits
N Unaffected
C Unaffected
Z Unaffected
V Unaffected

Examples Assume that memory contains the following values before instruction execution:

| Address | Data |
| ---: | ---: |
| $>15530$ | $>0000$ |
| $>15540$ | $>0000$ |
| $>15550$ | $>0000$ |

Register A0 $=>$ FFFFF FFFF

| Code | Before |  | After |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | A1 | FSO/1 | @ ${ }^{\text {(15530 }}$ | @>15540 | @>15550 |
| MOVE AO,*AI (>0000), 1 | >00015530 | $\mathrm{x} / 1$ | >0001 | $>0000$ | $>0000$ |
| MOVE A0,*A1 ${ }^{\text {a }}$ (>0001), 0 | $>0001552 \mathrm{~F}$ | 5/x | $>001 \mathrm{~F}$ | $>0000$ | >0000 |
| MOVE A0,*A1 (>000E), 0 | >0001 552D | 8/x | $>$ F000 | $>000 \mathrm{~F}$ | >0000 |
| MOVE A0, *A1 (>0020), 1 | $>0001551 \mathrm{C}$ | $x / 13$ | > F000 | $>01 \mathrm{FF}$ | $>0000$ |
| MOVE A0, *A1 (>OOFF), 0 | >00015435 | 16/x | > FFFO | $>000 \mathrm{~F}$ | >0000 |
| MOVE AO,*Al(>OFFF), 0 | >0001 4531 | 19/x | >FFFF | $>0007$ | >0000 |
| MOVE A0,*A1 ( $>7 \mathrm{FFF}$ ), 1 | >0000 D531 | $x / 22$ | >FFFF | $>003 \mathrm{~F}$ | >0000 |
| MOVE A0,*A1 (>FFF2), 1 | >00015540 | x/25 | >FFFC | $>07 \mathrm{FF}$ | $>0000$ |
| MOVE A0,*A1 $(>8000), 0$ | >0001 D530 | 27/x | $>$ FFFF | $>07 \mathrm{FF}$ | $>0000$ |
| MOVE A0, *A1 (>FEFO), 0 | >00015540 | $31 / \mathrm{x}$ | >FFFF | $>7 \mathrm{FFF}$ | $>0000$ |
| MOVE A0, *Al (>FEEC), 1 | >00015548 | x/31 | >FFFO | >FFFF | >0007 |
| MOVE A0,*A1 (>FFEC), 0 | $>0001554 \mathrm{D}$ | 32/x | >FE00 | >FFFF | $>01 \mathrm{FF}$ |
| MOVE A0,*A1 (>001D), 0 | >00015520 | 32/x | >E000 | >FFFF | $>1$ FFF |
| MOVE AO, *A1 (>0020), 1 | >00015520 | x/32 | $>0000$ | >FFFF | >FFFF |

Syntax MOVE <Rs>,@<DAddress>[,<F>]
Execution (field)Rs $\rightarrow$ (field)@DAddress
Encoding


## Operands

Rs The source operand is the right justified field in the specified register. $1-32$ bits of the register are moved, depending on the field size.

## DAddress

Linear destination address. The destination location is the memory address contained in the two extension words following the instruction.
F is an optional operand; it defaults to 0 .
$\mathrm{F}=0$ selects FSO .
$\mathrm{F}=1$ selects FS 1 .
Description MOVE moves a field from the source register to the destination memory address. The specified destination memory address is a bit address and the field size for the move is 1-32 bits. SETF sets the field size and extension.

## Words 3

## Machine

States
See MOVE and MOVB Instructions Timing, Section 13.2.
Status Bits

| N | Unaffected |
| :--- | :--- |
| C | Unaffected |
| $\mathbf{Z}$ | Unaffected |
| V | Unaffected |

Examples Assume that memory contains these values before instruction execution:

| Address | Data |
| ---: | ---: |
| $>15500$ | $>0000$ |
| $>15510$ | $>0000$ |
| $>15520$ | $>0000$ |

Register A0 $=>$ FFFF FFFF
Code
MOVE AO, $@>15500,0$
MOVE AO, $@>15503,1$
MOVE AO, @ 15508,0
MOVE AO, $@>1550 B, 1$
MOVE AO, $@>1550 D, 0$
MOVE AO, $@>15510,1$
MOVE AO, $@>15512,0$
MOVE AO, $@>1550 C, 1$

Before After

| FSO/1 | $@>15500$ | $@>15510$ | $@>15520$ |
| ---: | :---: | :---: | :---: |
| $5 / x$ | $>001 F$ | $>0000$ | $>0000$ |
| x/8 | $>07 F 8$ | $>0000$ | $>0000$ |
| $13 / x$ | $>F F 00$ | $>001 F$ | $>0000$ |
| x/16 | $>F 800$ | $>07 F F$ | $>0000$ |
| $19 / x$ | $>E 000$ | $>F F F F$ | $>0000$ |
| x/24 | $>0000$ | $>F F F F$ | $>00 F F$ |
| $27 / x$ | $>0000$ | $>F F F C$ | $>1 F F F$ |
| $x / 32$ | $>F 000$ | $>F F F F$ | $>0 F F F$ |



| Syntax | $\begin{aligned} & \text { MOVE }{ }^{*}<R s>,{ }^{*}<R d>[,<F>] \\ & \text { (field) }{ }^{*} R s \rightarrow \text { (field)* } R d \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Encoding | 15 14 13 |  | 12 | 11 | 10 | 9 | 9 | 76 | 5 | 4 | 32 | 1 |  |
|  | 0 | $0 \quad 0$ | 0 | 1 | 0 | F |  | Rs |  | R |  | Rd |  |
| Operands | *Rs | The source operand location is the memory address contained in the specified register. |  |  |  |  |  |  |  |  |  |  |  |
|  | *Rd | The destination location is the memory address contained in the specified register. |  |  |  |  |  |  |  |  |  |  |  |
|  |  | is an optional operand; it defaults to 0 . F=0 selects the FSO parameter for the move. F=1 selects the FS1 parameter for the move. |  |  |  |  |  |  |  |  |  |  |  |
| Description $\quad$ M | MOVE moves a field from the source memory address to the destination memory address. Both memory addresses are bit addresses and the field size for the move is $1-32$ bits. The field size is determined by the value of FS for the specified F bit. The SETF instruction sets the field size and extension. The source and destination registers must be in the same register file. |  |  |  |  |  |  |  |  |  |  |  |  |
| Words $\quad 1$ | 1 |  |  |  |  |  |  |  |  |  |  |  |  |
| Machine States | See MOVE and MOVB Instructions Timing, Section 13.2. |  |  |  |  |  |  |  |  |  |  |  |  |
| Status Bits $\begin{array}{ll}\text { N } \\ & \\ & \\ & \\ & \end{array}$ | N Unaffected <br> C Unaffected <br> Z Unaffected <br> V Unaffected |  |  |  |  |  |  |  |  |  |  |  |  |
| Examples | Assume that memory contains the following values before instruction execution: |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{array}{r} \text { Address } \\ >15500 \\ >15510 \\ >15520 \end{array}$ |  | $\begin{aligned} & \text { Data } \\ &>F F F F F \\ &>F F F F \\ &>>F F F F \end{aligned}$ |  |  |  | $\begin{array}{r} \text { Address } \\ >15530 \\ >15540 \\ >15550 \end{array}$ |  | $\begin{array}{r} \text { Data } \\ >0000 \\ >0000 \\ >0000 \end{array}$ |  |  |  |  |
| Code | Before |  |  |  |  |  | After |  |  |  |  |  |  |
|  |  | AO |  |  | A1 |  |  | FSO/1 | @ $>1$ | 530 | @>15540 | @>15 |  |
| MOVE *AO,*A1 | , $1>$ | >0001 | 5500 |  | >0001 | 15 | 5530 | $\mathrm{x} / 1$ |  | 01 | >0000 |  |  |
| MOVE *AO,*A1, | , $0>$ | >0001 | 5500 |  | >0001 | 15 | 5534 | 5/x |  | FO | $>0000$ | >000 |  |
| MOVE *AO,*A1 | , $1>$ | >0001 | 5500 |  | >0001 | 15 | 553A | $\mathrm{x} / 10$ |  |  | $>000 \mathrm{~F}$ | >00 |  |
| MOVE *AO,*A1, | , $0>$ | >0001 | 5500 |  | >0001 | 15 | 553F | 19/x |  |  | > FFFF | >000 |  |
| MOVE *AO,*A1, | , $1>$ | >0001 | 5504 |  | >0001 | 15 | 5530 | x/7 |  | 7F | >0000 | $>00$ |  |
| MOVE *AO,*A1, | , $0>$ | >0001 | 550A |  | >0001 | 15 | 5530 | 13/x |  | FF | >0000 | >000 |  |
| MOVE *AO,*A1, | , $1>$ | >0001 | 550D |  | >0001 | 15 | 5534 | x/8 |  | FO | $>0000$ | $>000$ |  |
| MOVE *AO,*A1, | , $0>$ | >0001 | 550D |  | >0001 | 15 | 5530 | 28/x |  | $F F$ | >0FFF | $>00$ |  |
| MOVE *AO,*A1, | , $1>$ | >0001 | 5505 |  | >0001 | 15 | 5535 | x/23 |  | EO | $>0 \mathrm{FFF}$ | >00 |  |
| MOVE *AO,*A1, | , $0>$ | >0001 | 5508 |  | >0001 |  | 5536 | 31/x |  | C0 | > FFFF | $>00$ |  |
| MOVE *AO,*A1, | , $1>$ | $>0001$ | 5508 |  | $>0001$ | 15 | 5531 | x/31 |  | FE | $>$ FFFF | $>00$ |  |
| MOVE *AO,*A1, | , $0>$ | >0001 | 550A |  | >0001 | 15 | 5530 | 32/x |  | FF | >FFFF | $>00$ |  |
| MOVE *AO,*A1 | , $0>$ | >0001 | 5500 |  | >0001 | 15 | 553A | x/32 |  | OO | >FFF F | $>03$ |  |

Syntax MOVE * $<R s>+,<R d>[,<F>]$

Execution

Encoding

Operands

Description

MOVE moves a field from the memory address contained in the source register to the destination register. The source register is incremented after the MOVE by the field size selected. The source memory address is a bit address and the field size for the move is 1-32 bits. When the field is moved into the destination register, it is right justified and sign extended or zero extended to 32 bits according to the value of FE for the particular F bit selected. This instruction also performs an implicit compare to 0 of the field data. The SETF instruction sets the field size and extension. The source and destination registers must be in the same register file.
Words $\quad 1$
Machine
States
Status Bits $\quad \mathbf{N} 1$ if the field-extended data moved to register is negative, 0 otherwise.
C Unaffected
Z 1 if the field-extended data moved to register is 0,0 otherwise.
v 0

Examples Assume that memory contains the following values before instruction execution:

| Address | Data |
| ---: | ---: |
| $>15500$ | $>7770$ |
| $>15510$ | $>7777$ |

Register $A 0=>00015500$

## Code

MOVE *AO+,A1,1
MOVE *AO+,A1,1
MOVE *AO+,Al,O
MOVE *AO+,A1,0
MOVE *AO+,A1,1
MOVE *AO+,A1,0
MOVE *AO+,A1,1
MOVE *AO+,A1,0
MOVE *AO+,A1,1
MOVE *AO+,A1,0
MOVE *AO+,A1,1
MOVE *AO+,A1,O

Before

| FSO/1 | FEO/1 | AO | A1 | NCZV |
| ---: | ---: | ---: | ---: | ---: |
| $x / 1$ | $x / 0$ | $>00015501$ | $>00000000$ | $0 \times 10$ |
| $x / 5$ | $x / 0$ | $>00015505$ | $>00000010$ | $0 \times 00$ |
| $5 / x$ | $1 / x$ | $>00015505$ | $>$ FFFFFFFO | $1 \times 00$ |
| $12 / x$ | $0 / x$ | $>0001550 \mathrm{C}$ | $>00000770$ | $0 \times 00$ |
| $x / 12$ | $x / 1$ | $>0001550 \mathrm{C}$ | $>00000770$ | $0 \times 00$ |
| $18 / x$ | $1 / x$ | $>00015512$ | $>$ FFFF 7770 | $1 \times 00$ |
| $x / 18$ | $x / 0$ | $>00015512$ | $>00037770$ | $0 \times 00$ |
| $27 / x$ | $0 / x$ | $>0001551 \mathrm{~B}$ | $>07777770$ | $0 \times 00$ |
| $x / 27$ | $x / 1$ | $>0001551 \mathrm{~B}$ | $>$ FF777770 | $1 \times 00$ |
| $31 / x$ | $1 / x$ | $>0001551 \mathrm{~F}$ | $>$ F7777770 | $1 \times 00$ |
| $x / 31$ | $x / 0$ | $>0001551 \mathrm{~F}$ | $>77777770$ | $0 \times 00$ |
| $32 / x$ | $x / x$ | $>00015520$ | $>77777770$ | $0 \times 00$ |



Examples Assume that memory contains the following values before instruction execution:

| Address | Data | Address | Data |
| ---: | ---: | ---: | ---: |
| $>15500$ | $>$ FFFF | $>15530$ | $>0000$ |
| $>15510$ | $>$ FFFF | $>15540$ | $>0000$ |
| $>15520$ | $>F F F F$ | $>15550$ | $>0000$ |


| Before |  |  |  | After |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $F$ | A0 | A1 | FSO/1 | AO | A1 | @>15530 @>15540@>15550 |  |  |
| 1 | > 00015500 | > 0001 553D | $\mathrm{x} / 1$ | $>00015501$ | $>0001553 \mathrm{E}$ | >2000 | >0000 | $>0000$ |
| 0 | > 00015505 | > 00015538 | 5/x | > 0001550 A | $>0001553 \mathrm{D}$ | > 1 F00 | >0000 | >0000 |
| 1 | $>0001550 \mathrm{~A}$ | $>0001553 \mathrm{~F}$ | $\mathrm{x} / 10$ | > 00015514 | >00015549 | >8000 | >01FF | >0000 |
| 0 | > 0001550 D | >00015530 | 19/x | > 00015520 | >00015543 | >FFFF | >0007 | >0000 |
| 1 | > 00015510 | > 00015532 | x/7 | > 00015517 | >00015539 | $>01 \mathrm{FC}$ | >0000 | >0000 |
| 0 | > 00015511 | $>0001553 \mathrm{~A}$ | 13/x | $>0001551 \mathrm{E}$ | > 00015547 | > FC00 | $>007 \mathrm{~F}$ | >0000 |
| 1 | > 00015513 | $>0001553 \mathrm{~F}$ | x/8 | $>0001551 \mathrm{~B}$ | >00015547 | >8000 | $>007 \mathrm{~F}$ | $>0000$ |
| 0 | $>00015510$ | $>0001553 \mathrm{~A}$ | 28/x | $>0001552 \mathrm{C}$ | >00015556 | > FCOO | > FFFF | $>003 \mathrm{~F}$ |
| 1 | >00015518 | > 00015534 | x/23 | > 0001552 F | $>0001554 \mathrm{~B}$ | >FFFO | $>07 \mathrm{FF}$ | $>0000$ |
| 0 | >00015510 | > 00015530 | 31/x | $>0001552 \mathrm{~F}$ | $>0001554 \mathrm{~F}$ | >FFFF | >7FFF | >0000 |
| 1 | > 00015511 | $>0001553 \mathrm{D}$ | x/31 | > 00015530 | $>0001555 \mathrm{C}$ | >E000 | >FFFF | >0FFF |
| 0 | > 00015510 | >0001 553F | 32/x | > 00015530 | > 0001555 F | >8000 | > FFFF | > 7FFF |
| 1 | > 00015500 | > 00015530 | x/32 | > 00015520 | >00015550 | > FFFF | >FFFF | $>0000$ |

Syntax MOVE $\quad{ }^{*}<R s>,<R d>[,<F>]$

Execution (Rs)-field size $\rightarrow$ Rs
(field)*Rs $\rightarrow$ Rd
Encoding

Operands

Description MOVE moves a field from the memory address contained in the source register to the destination register. The source register is predecremented before the move by the field size selected. The source memory address is a bit address and the field size for the move is $1-32$ bits. The field size is determined by the value of FS for the $F$ bit specified. The SETF instruction sets the field size and extension. When the field is moved into the destination register, it is right justified and sign extended or zero extended to 32 bits according to the value of FE for the particular $F$ bit selected. This instruction also performs an implicit compare to 0 of the field data.

The source and destination registers must be in the same register file. If Rs and Rd are the same register, the pointer information is overwritten by the data fetched.

Words $\quad 1$
Machine
States
See MOVE and MOVB Instructions Timing, Section 13.2.
Status Bits $\quad \mathbf{N} \quad 1$ if the field-extended data moved to register is negative, 0 otherwise.
C Unaffected
Z 1 if the field-extended data moved to register is 0,0 otherwise.
v 0

Examples Assume that memory contains the following values before instruction execution:

| Address | Data |
| ---: | ---: |
| $>15500$ | $>7770$ |
| $>15510$ | $>7777$ |

Register A0 $=>00015520$

| Code | Before |  | After |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | FS0/1 | FE0/1 | A0 | A1 | NCZV |
| MOVE -*AO,AI, I | $\mathrm{x} / 1$ | x/0 | $>0001551 \mathrm{~F}$ | $>00000000$ | $0 \times 10$ |
| MOVE -*AO,AI,0 | $5 / \mathrm{x}$ | 1/x | $>0001551 \mathrm{~B}$ | $>0000000 \mathrm{E}$ | $0 \times 00$ |
| MOVE -*AO,AI, I | $\mathrm{x} / 5$ | $\mathrm{x} / 0$ | $>0001551$ B | $>0000000 \mathrm{E}$ | $0 \times 00$ |
| MOVE -*AO,AI,0 | 12/x | 0/x | >00015514 | $>00000777$ | $0 \times 00$ |
| MOVE -*A0,AI, I | $\mathrm{x} / 12$ | $x / 1$ | $>00015514$ | $>00000777$ | $0 \times 00$ |
| MOVE -*AO,AI,0 | 18/x | 1/x | $>0001550 \mathrm{E}$ | >0001 DDDD | $0 \times 00$ |
| MOVE -*AO,A1, I | x/18 | $x / 0$ | $>0001550 \mathrm{E}$ | >0001 DDDD | $0 \times 00$ |
| MOVE -*AO,A1,0 | 27/x | $0 / \mathrm{x}$ | >00015505 | >03BBBBBBB | $0 \times 00$ |
| MOVE -*AO,A1,1. | x/27 | $\mathrm{x} / 1$ | >00015505 | >03BBBBBBB | $0 \times 00$ |
| MOVE -*AO,AI, 0 | 31/x | 1/x | >00015501 | >3BBBBBB8 | $0 \times 00$ |
| MOVE -*AO,A1, 1 | x/31 | $x / 0$ | >00015501 | >3BBBBBB8 | $0 \times 00$ |
| MOVE - *AO,A1,O | $32 / \mathrm{x}$ | $x / x$ | >00015500 | $>77777770$ | $0 \times 00$ |



## Operands

*Rs Source Register (indirect with predecrement). The source operand location is the memory address contained in the specified register decremented by the field size selected. This is also the final value for the register.
-*Rd Destination register (indirect with predecrement). The destination location is the memory address contained in the specified register decremented by the field size selected. This is also the final value for the register. If Rs and Rd specify the same register, then the destination location is the original contents decremented by twice the FS.
$F \quad$ is an optional operand; it defaults to 0 .
$F=0$ selects the FSO parameter for the move. F=1 selects the FS1 parameter for the move.

Description

Words
Machine
States
See MOVE and MOVB Instructions Timing, Section 13.2.
Status Bits N Unaffected
C Unaffected
Z Unaffected
V Unaffected

## Move Byte - Indirect (Predecrement)

Examples Assume that memory contains the following values before instruction execution:

| Address | Data | Address | Data |
| ---: | ---: | ---: | ---: |
| $>15500$ | $>$ FFFF | $>15530$ | $>0000$ |
| $>15510$ | $>$ FFFF | $>15540$ | $>0000$ |
| $>15520$ | $>F F F F$ | $>15550$ | $>0000$ |

MOVE -*AO,-*A1,F

## Before

F AO
$\begin{array}{lll}1 & >00015501 & >00015531 \\ 0 & >00015505 & >00015539 \\ 1 & >0001550 \mathrm{~A} & >00015544 \\ 0 & >00015513 & >00015552 \\ 1 & >0001550 \mathrm{~B} & >00015537 \\ 0 & >00015517 & >0001553 \mathrm{D} \\ 1 & >00015515 & >0001553 \mathrm{C} \\ 0 & >00015529 & >0001554 \mathrm{C} \\ 1 & >0001551 \mathrm{C} & >0001554 \mathrm{C} \\ 0 & >00015527 & >00015555 \\ 1 & >00015527 & >00015550 \\ 0 & >0001552 \mathrm{~A} & >00015550 \\ 1>00015520 & >0001555 \mathrm{~A}\end{array}$

## A1

FSO/ 1

| $x / 1$ | $>00015500$ |
| ---: | :--- |
| $5 / x$ | $>00015500$ |
| $x / 10$ | $>00015500$ |
| $19 / x$ | $>00015500$ |
| $x / 7$ | $>00015504$ |
| $13 / x$ | $>0001550 \mathrm{~A}$ |
| $x / 8$ | $>00015500$ |
| $28 / x$ | $>0001550 \mathrm{D}$ |
| $x / 23$ | $>00015505$ |
| $31 / x$ | $>00015508$ |
| $x / 31$ | $>00015508$ |
| $32 / x$ | $>0001550 \mathrm{~A}$ |
| $x / 32$ | $>00015500$ |

## After

$$
\begin{aligned}
& \text { Data } \\
&> \text { FFFF } \\
&> \text { FFFF } \\
&> \text { FFFFF }
\end{aligned}
$$

A1
$>00015530$
$>00015534$
$>0001553 A$
$>0001553 \mathrm{~A}$
$>00015530$
$>00015530$
$>00015534$
$>00015530$
$>00015535$
$>00015536$
$>00015531$
$>00015530$
$>0001553 A$
$@>15530 @>15540 @>15550$


$$
>01 \text { FO }>0000>0000
$$

$$
>\text { FCOO }>000 \mathrm{~F}>0000
$$

$$
>8000 \quad>F F F F>0003
$$

$$
>007 \mathrm{~F}>0000>0000
$$

$$
>1 \mathrm{FFF}>0000>0000
$$

$$
>\text { OFFO }>0000>0000
$$

$$
>\text { FFFF }>0 F F F>0000
$$

$$
\triangle F F E O \quad>O F F F \quad>0000
$$

$$
>F F C O>F F F F>001 \mathrm{~F}
$$

$$
>F F F E>F F F F>0000
$$

$$
\begin{array}{lll}
>F F F F & >F F F F & >0000 \\
>F C O 0 & >F F F F & >03 F F
\end{array}
$$



Examples Assume that memory contains the following values before instruction execution:

| Address | Data |
| ---: | ---: |
| $>15530$ | $>3333$ |
| $>15540$ | $>4444$ |
| $>15550$ | $>5555$ |


| Code |  | Before |
| :---: | :---: | :---: |
|  |  | AO |
| MOVE | *AO (>0000) , A1, 1 | $>00015530$ |
| MOVE | *A0 (>0003) , A1, 1 | >0001 552F |
| MOVE | *AO (>0001) , A1, 0 | >0001 552F |
| MOVE | *AO (>000F) , A1, 0 | >0001 552D |
| MOVE | *AO ( $>0020$ ) , A1, 1 | $>0001551 \mathrm{C}$ |
| MOVE | *A0 ( $>00 \mathrm{FF}$ ) , A1, 0 | >00015435 |
| MOVE | *AO ( $>0 F F F$ ) , A1, 0 | >0001 4531 |
| MOVE | *AO ( $>7 \mathrm{FFF}$ ) , A1, 1 | >0000 D531 |
| MOVE | *AO ( $>\mathrm{FFF} 2$ ) , A1, 1 | >00015540 |
| MOVE | *AO ( $>8000$ ) , A1,0 | >0001 D530 |
| MOVE | *A0 ( $>$ FFFO) , A1,0 | >00015540 |
| MOVE | *AO ( $>E F E O$ ) , A1, 1 | $>00015558$ |
| MOVE | *AO ( $>\mathrm{FFEEC}$ ) , A 1,0 | >0001 554D |
| MOVE | *AO ( $>001 \mathrm{D}$ ) , A1, 0 | >00015520 |
| MOVE | *AO $(>0020), A 1,1$ | >00015520 |


|  | After |  |  |
| :---: | ---: | :--- | :--- |
| FS0/1 | FEO/1 | A1 | NCZV |
| $x / 1$ | $x / 1$ | $>$ FFFF FFFF | $1 \times 00$ |
| $x / 2$ | $x / 0$ | $>00000000$ | $0 \times 10$ |
| $5 / x$ | $0 / x$ | $>00000013$ | $0 \times 00$ |
| $8 / x$ | $1 / x$ | $>00000043$ | $0 \times 00$ |
| $x / 13$ | $x / 0$ | $>00000443$ | $0 \times 00$ |
| $16 / x$ | $1 / x$ | $>00004333$ | $0 \times 00$ |
| $19 / x$ | $1 / x$ | $>F F F C 3333$ | $1 \times 00$ |
| $x / 22$ | $x / 1$ | $>00043333$ | $0 \times 00$ |
| $x / 25$ | $x / 0$ | $>01110 C C C$ | $0 \times 00$ |
| $27 / x$ | $1 / x$ | $>F C 443333$ | $1 \times 00$ |
| $31 / x$ | $0 / x$ | $>44443333$ | $0 \times 00$ |
| $x / 31$ | $x / 1$ | $>$ D544 44333 | $1 \times 00$ |
| $32 / x$ | $0 / x$ | $>$ AAA2 2219 | $1 \times 00$ |
| $32 / x$ | $1 / x$ | PAAAA 2221 | $1 \times 00$ |
| $x / 32$ | $x / 0$ | $>55554444$ | $0 \times 00$ |



Examples Assume that memory contains the following values before instruction execution:

| Address | Data | Address | Data |
| ---: | ---: | ---: | ---: |
| $>15500$ | $>0000$ | $>15530$ | $>3333$ |
| $>15510$ | $>0000$ | $>15540$ | $>4444$ |
| $>15520$ | $>0000$ | $>15550$ | $>5555$ |

## Code

## Before

## After

$$
@>15500 \quad @>15520
$$

|  |  | AO | A | S0/1 | A1 | @>15510 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VE | *A0 (>0000), A1+,1 | >00015530 | >0015500 | x/1 | > 00015501 | >0001 |  |  |
| MOVE | *A0 (>0001), A1+, 1 | > 0001552 F | > 00015504 | 5/x | > 00015509 | $>0130$ | 0 | 0 |
| MOVE | *A0 ( $>000 \mathrm{~F}$ ) , A1+, 1 | >0001552D | 0001550C | 8/x | >00015514 | >3000 | 㖪 | 000 |
| E | *A0 (>0020), A1+ | 0001551 C | 0001550D | x/13 | $>0001551 \mathrm{~A}$ | $>6000$ | >0088 | >000 |
| MOVE | *A0 ( $>00 \mathrm{FF}$ ) , A1+ | >00015535 | >0001550C | 16/x | > 0001551 C | >3000 | $>0433$ | >000 |
| MOVE | *A0 ( $>0 \mathrm{FFF}$ ) , A $1+1$ | >00015531 | > 00015510 | 19/x | >00015523 | $>0000$ | 3333 | >0004 |
| MOVE | *A0 ( $>7 \mathrm{FFF}$ ), $\mathrm{A} 1+$ | >0000D531 | > 00015508 | x/22 | $>0001551 \mathrm{E}$ | $>3300$ | >433 | >0000 |
| MOVE | *A0 ( $>$ FFF2) , A1+ | 00015540 | >00015500 | x/25 | >00015519 | >0CCC | >0111 | $>0000$ |
| MOVE | * $A 0$ ( $>8000$ ) | $>0001$ D530 | 00015503 | 27/x | $>0001551 \mathrm{E}$ | >9998 | $>2221$ | >00 |
| MOVE | *AO ( $>$ FFFO) , A1+ | >00015540 | >00015501 | 31/x | >0001552A | >6666 | >8888 | >0000 |
| MOVE | *A0 ( $>$ FFE0) , A1+ | > 00015558 | > 00015508 |  | $>00015527$ | $>3300$ | 4444 |  |
| MOVE | *A0 ( $>$ FFEC) , A1+ | 001554 D | 001550A | 32/x | $>00015528$ | >3200 | >4444 | 0155 |
| OVE | D), A1+ | 00015520 | 0015510 | 32/x | 00015530 | $>0000$ |  |  |
| mOVE |  | 00015520 |  |  | 155 | 0000 | - 4 |  |

Syntax

## Execution

Encoding

Operands

Words
3
Machine
States
See MOVE and MOVB Instructions Timing, Section 13.2.
Status Bits $N$ Unaffected
C Unaffected
Z Unaffected
V Unaffected

Examples Assume that memory contains the following values before instruction execution:

| Address | Data | Address | Data |
| ---: | ---: | ---: | ---: |
| $>15500$ | $>0000$ | $>15530$ | $>3333$ |
| $>15510$ | $>0000$ | $>15540$ | $>4444$ |
| $>15520$ | $>0000$ | $>15550$ | $>5555$ |

Before
After
@>15500 @>15520

## AO

MOVE *AO $(>0000), * A 1(>0000)$, I $>00015530$ MOVE *AO (>0001),*A1 $(>0000), 0>0001552 F$ MOVE *AO (>OOOF), *A1 (>OOOF), $0>0001552 D$ MOVE *AO (>0020), *A1 (>001D), $1>0001551 \mathrm{C}$ MOVE *AO (>OOFF),*A1 (>FFF8), $0>00015435$ MOVE *AO (>OFFF), *A1 $(>0 F F F), 0>00014531$ MOVE *AO (>7FFF), *A1 (>8000), $1>0000$ D531 MOVE *AO $(>$ FFF 2$), * A 1(>7 \mathrm{FFF}), 1>00015540$ MOVE *AO $(>8000), * A 1(>0020), 0>0001$ D530 MOVE *AO ( $>$ FFFO), *A1 $(>0010), 0>00015540$ MOVE *AO (>FFEO), *A1 $1>$ FFEO $), 1>00015558$ MOVE *AO (>FFEC), *A1 $(>$ FFEC $), 0>0001554 D$ MOVE *A.O(>001D), *A1 $(>0020), 0>00015520$ MOVE *AO $(>0020), * A 1(>0020), 1>00015520$

A1 FSO/1 @>15510 $>00015500 \mathrm{x} / 1>0001>0000>0000$ $>000155045 / x>0130>0000>0000$ $>000154$ FD $8 / x>3000>0004>0000$ $>000154 \mathrm{FO} x / 13>6000>0088>0000$ $>0001551416 / x>3000>0433>0000$ $>0001451119 / x>0000>3333>0004$ $>0001$ D508 $\times / 22>3300>0433>0000$ $>0000$ D501 $/ 25>0 C C C>0111>0000$
$>000154$ E3 $27 / x>9998>2221>0000$
$>000154 \mathrm{Fi} 31 / \mathrm{x}>6666>8888>0000$
$>00015528 x / 31>3300>4444>0055$
$>0001551$ D $32 / x>3200>4444>0155$
$>000154$ FO $32 / x>0000>2221>$ AAAA
$>000154$ FO x/32 >0000 > $4444>5555$

| Syntax | MOVE @ < SAddress $>,<R d>[1<F>$ |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | (field)@SAddress $\rightarrow$ Rd |  |  |  |  |  |  |  |  |  |  |
| Encoding | $\begin{array}{llllll}15 & 14 & 13 & 12 & 11 & 10\end{array}$ | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 0 0 0 0 0 | F | 1 | 1 | 0 | 1 | R |  |  |  |  |
|  | Source Address (LSW) |  |  |  |  |  |  |  |  |  |  |
|  | Source Address (MSW) |  |  |  |  |  |  |  |  |  |  |
| Operands | SAddress |  |  |  |  |  |  |  |  |  |  |
|  | Source address. The source operand location is the linear memory address contained in the two extension words following the instruction. It is 1-32 bits in size. |  |  |  |  |  |  |  |  |  |  |
|  | F is an optional operand; $\mathrm{F}=0$ selects the FSO, |  |  |  |  |  |  |  |  |  |  |
| Description | MOVE moves a field from the source memory address to the destination register. The specified source memory address is a bit address and the field size for the move is $1-32$ bits. When the field is moved into the destination register, it is right justified and sign extended or zero extended to 32 bits according to the value of FE for the particular F bit selected. This instruction also performs an implicit compare to 0 of the field data. The SETF in struction sets the field size and extension. |  |  |  |  |  |  |  |  |  |  |
| Words | 3 |  |  |  |  |  |  |  |  |  |  |
| Machine States | See MOVE and MOVB Instructions Timing, Section 13.2. |  |  |  |  |  |  |  |  |  |  |
| Status Bits | N 1 if the field-extended data moved to register is negative, 0 otherwise. <br> C Unaffected <br> $\mathbf{Z} 1$ if the field-extended data moved to register is 0,0 otherwise. <br> V 0 |  |  |  |  |  |  |  |  |  |  |

Examples Assume that memory contains the following values before instruction execution:

| Address | Data |
| ---: | ---: |
| $>15500$ | $>7770$ |
| $>15510$ | $>7777$ |


| Code |  |
| :---: | :---: |
| MOVE | (a> $15500, \mathrm{Al}$ |
| MOVE | (a) $15500, \mathrm{~A} 1,0$ |
| MOVE | @ $>15503$, A1 |
| MOVE | a> $15500, A 1,0$ |
| MOVE | (a) 1550D, A 1,1 |
| MOVE | @ ${ }^{\text {a }} 15504, \mathrm{~A} 1,0$ |
| MOVE | (a) $15500, \mathrm{Al}, 1$ |
| MOVE | @ ${ }^{\text {a }} 15500, \mathrm{Al}, 0$ |
| MOVE | a> 15500, A1, 1 |
| MOVE | a> 15501, A1,0 |
| MOVE | @ $>15501, A 1,1$ |
| MOVE | @ ${ }^{\text {15500, }} 11,0$ |


| Before | After |  |  |
| :---: | :---: | :---: | :---: |
| FE0/1 | FS0/1 | A1 | NCZV |
| x/0 | x/1 | >0000 0000 | $0 \times 10$ |
| 0/x | $5 / \mathrm{x}$ | >0000 0010 | $0 \times 00$ |
| $\mathrm{x} / 1$ | x/5 | $>0000$ 000E | $0 \times 00$ |
| 0/x | 12/x | >0000 0770 | $0 \times 00$ |
| $x / 1$ | x/12 | >FFFF FBBB | $1 \times 00$ |
| 1/x | 18/x | >FFFF 7777 | $1 \times 00$ |
| x/0 | x/18 | >0003 7770 | $0 \times 00$ |
| $0 / \mathrm{x}$ | 27/x | >0777 7770 | $0 \times 00$ |
| x/1 | $\mathrm{x} / 27$ | >FF77 7770 | $1 \times 00$ |
| 0/x | 30/x | >3BBB BBB8 | $0 \times 00$ |
| $\mathrm{x} / 1$ | $\times / 30$ | >FBBB BBB8 | $1 \times 00$ |
| $\mathrm{x} / \mathrm{x}$ | 32/x | >77777770 | $0 \times 00$ |

Syntax MOVE @<SAddress>, * $<R d>+[$ F]

Execution (field)@SAddress $\rightarrow$ (field)*Rd
$(R d)+$ field size $\rightarrow$ Rd

Encoding

## Operands

## Description

Words
5
Machine
States See MOVE and MOVB Instructions Timing, Section 13.2.
Status Bits N Unaffected
C Unaffected
Z Unaffected
V Unaffected

Examples Assume that memory contains the following values before instruction execution:

| Address | Data | Address | Data |
| ---: | ---: | ---: | ---: |
| $>15500$ | $>$ FFFF | $>15530$ | $>0000$ |
| $>15510$ | $>F F F F$ | $>15540$ | $>0000$ |
| $>15520$ | $>F F F F$ | $>15550$ | $>0000$ |

Code

## Before

AO
MOVE @15500,A1+,1>00015530 > 00015531
MOVE @15500,A1+, $0>00015534>00015539$ MOVE @15500,A1+,1>0001553A >00015544 MOVE @15500,A1+,0>0001553F >00015552 MOVE @15504,A1+, I >00015530 > 00015537 MOVE @1550A, A1+, $0>00015530>0001553 \mathrm{D}$ MOVE @1550D,A1+,1>00015534>00015536 MOVE @1550D, A1+, $0>00015530>0001554 \mathrm{C}$ MOVE @15505,A1+, $1>00015535>0001554 D$ MOVE @15508,AI+, $0>00015536>00015555$ MOVE @15508,A1+,1>00015531>00015548 MOVE @1550A,A1+,0 >00015530 > 00015550 MOVE @15500,A1+, $1>0001553 A>0001555 A$

## After



| Syntax | MOVE@<SAddress $>$, @<DAddress $>[,<F>]$ |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | (field)@SAddress $\rightarrow$ (fieid)@DAddress |  |  |  |  |  |  |  |  |  |  |
| Encoding | $\begin{array}{lllllll}15 & 14 & 13 & 12 & 11 & 10\end{array}$ | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 000000000 | F | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Source Address (LSW) |  |  |  |  |  |  |  |  |  |  |
|  | Source Address (MSW) |  |  |  |  |  |  |  |  |  |  |
|  | Destination Address (LSW) |  |  |  |  |  |  |  |  |  |  |
|  | Destination Address (MSW) |  |  |  |  |  |  |  |  |  |  |
| Operands | SAddress <br> Source address. The source operand location is the linear memory address contained in the first set of two extension words following the instruction. |  |  |  |  |  |  |  |  |  |  |
|  | Destination address. The destination location is the linear memory address contained in the second set of two extension words following the instruction. |  |  |  |  |  |  |  |  |  |  |
|  | $F \quad$ is an optional operan $\mathrm{F}=0$ selects the FS 0 F=1 selects the FS1 |  |  | ts <br> for <br> for | $0$ <br> e <br> e | ve ove |  |  |  |  |  |
| Description | MOVE moves a field from the source memory address to the destination memory address. Both memory addresses are bit addresses and the field size for the move is $1-32$ bits. The SETF instruction sets the field size and extension. |  |  |  |  |  |  |  |  |  |  |
| Words | 5 |  |  |  |  |  |  |  |  |  |  |
| Machine States | See MOVE and MOVB Instructions Timing, Section 13.2. |  |  |  |  |  |  |  |  |  |  |
| Status Bits | N Unaffected <br> C Unaffected <br> $Z$ Unaffected <br> V Unaffected |  |  |  |  |  |  |  |  |  |  |

Examples Assume that memory contains the following values before instruction execution:

| Address | Data |
| ---: | ---: |
| $>15500$ | $>$ FFFF |
| $>15510$ | $>F F F F$ |
| $>15520$ | $>F F F F$ |
| $>15530$ | $>0000$ |
| $>15540$ | $>0000$ |
| $>15550$ | $>0000$ |

## Code

| MOVE |  |
| :---: | :---: |
| MOVE |  |
| OVE | @ $>$ |
| OVE | a> |
| OVE | @ ${ }^{\text {a }} 15504$ |
| OVE | @>1550A, @> 15 |
| MOVE | a ${ }^{\text {a }} 1550 \mathrm{D}$, © $>$ |
| MOVE | @ $>1550 \mathrm{D}, 0>15$ |
| MOVE | @ $>15505,0>1$ |
| OVE | @ ${ }^{\text {c }} 15508$, @ $>$ |
| MOVE | @ ${ }^{\text {a }} 15508$, @ |
| MOVE |  |
| MOVE | @ $>15500, ~$ a $>1$ |


| Before | After |  |  |
| :---: | :---: | :---: | :---: |
| FSO/1 | @>15530 | @>15540 | @>15550 |
| $\mathrm{x} / 1$ | >0001 | >0000 | >0000 |
| 5/x | $>01$ F0 | $>0000$ | $>0000$ |
| $\mathrm{x} / 10$ | > FCOO | $>000 \mathrm{~F}$ | $>0000$ |
| 19/x | $>8000$ | >FFFF | >0003 |
| x/7 | $>007 \mathrm{~F}$ | >0000 | $>0000$ |
| 13/x | >1FFF | $>0000$ | $>0000$ |
| x/8 | $>$ OFFO | $>0000$ | $>0000$ |
| 28/x | >FFFF | $>0 \mathrm{FFF}$ | $>0000$ |
| x/23 | >FFEO | >0FFF | $>0000$ |
| $31 / \mathrm{x}$ | >FFCO | >FFFF | $>001 \mathrm{~F}$ |
| x/31 | >FFFE | >FFFF | $>0000$ |
| 32/x | >FFFF | >FFFF | $>0000$ |
| x/32 | >FCOO | >FFFF | >03FF |

Syntax MOVI <IW>, <Rd>[,W]
Execution $\quad$ IW $\rightarrow$ Rd
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | R |  |  |  |  |
| IW |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Operands
Description

IW is a 16 -bit immediate value.
MOVI stores a 16 -bit, sign-extended immediate value in the destination register.

The assembler will use the short form if the immediate value has been previously defined and is in the range $-32,768 \leq \mathrm{IW} \leq 32,767$. You can force the assembler to use the short form by following the register specification with , W:

MOVI IW,Rd,W
The assembler will truncate the upper bits and issue an appropriate warning message.

Words 2
Machine
States
2,8
Status Bits
N 1 if the data being moved is negative, 0 otherwise.
C Unaffected
$\mathrm{Z} \quad 1$ if the data being moved is 0,0 otherwise. $\checkmark 0$

Examples

| Code |  |
| :--- | ---: |
|  |  |
| MOVI | 32767, AO |
| MOVI | $1, A O$ |
| MOVI | $0, A O$ |
| MOVI | $-1, A O$ |
| MOVI | -32768, AO |
| MOVI | $>0000, A O$ |
| MOVI | $>7 F F F, A O$ |

## After

A0 NCZV
$>00007 \mathrm{FFF} \quad 0 \times 00$
$>000000010 \times 00$
$>00000000 \quad 0 \times 10$
$>$ FFFF FFFF $1 \times 00$
$>$ FFFF $80001 \times 00$
$>00000000 \quad 0 \times 10$
$>0000$ 7FFF $0 \times 00$
Syntax MOVI </L>, <Rd>[,L]

Execution IL $\rightarrow$ Rd
Encoding


Operands IL is a 32-bit immediate value.
Description
MOVI stores a 32 -bit immediate value in the destination register. The assembler will use this opcode if it cannot use the MOVI IW, Rd opcode, or if the long opcode is forced by following the register specification with ,L:
MOVI IL,Rd,L

Words
3
Machine
States
3,12
Status Bits N 1 if the data being moved is negative, 0 otherwise.
C Unaffected
$Z 1$ if the data being moved is 0,0 otherwise.
$\checkmark 0$

| Examples | Code |  | Af:er |  |
| :--- | ---: | ---: | ---: | ---: |
|  |  |  | AO | NCZV |
|  | MOVI | 2147483647, A0 | $>7 F F F$ FFFF | $0 \times 00$ |
|  | MOVI | 32768, A0 | $>00008000$ | $0 \times 00$ |
|  | MOVI | -32769, A0 | $>$ FFFF 7FFF | $1 \times 00$ |
|  | MOVI | -2147483648, A0 | $>80000000$ | $1 \times 00$ |
|  | MOVI | $>8000$, A0 | $>00008000$ | $0 \times 00$ |
|  | MOVI | $>F F F F F F F F, A 0$ | $>F F F F F F F F$ | $1 \times 00$ |
|  | MOVI | $>F F F F, A 0, L$ | $>F F F F F F F F$ | $1 \times 00$ |

Syntax MOVK <K>,<Rd>
Execution $\quad \mathrm{K} \rightarrow \mathrm{Rd}$
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 1 | 0 |  |  | K |  |  | R |  | Rd |  |  |

Operands
Description
$\mathbf{K}$ is a constant from 1 to 32 .
MOVK stores a 5 -bit constant in the destination register. The constant is treated as an unsigned number in the range $1-32$, where $K=0$ in the opcode corresponds to a value of 32 . The resulting constant value is zero extended to 32 bits. Note that you cannot set a register to 0 with this instruction. You can clear a register by XORing the register with itself; use CLR Rd (an alternate mnemonic for XOR) to accomplish this. Both these methods alter the $Z$ bit (set it to 1 ).
Words $\quad 1$
Machine States

1,4
Status Bits $\quad \mathbf{N}$ Unaffected
C Unaffected
Z Unaffected
V Unaffected

| Examples | Code |  |  |
| :--- | :--- | :--- | :--- |
|  |  | After |  |
|  |  | AO |  |
|  | MOVK | 1, AO | $>00000001$ |
|  | MOVK | 8, AO | $>00000008$ |
|  | MOVK | 16, AO | $>00000010$ |
|  | MOVK 32, AO | $>00000020$ |  |

Syntax MOVX <Rs>,<Rd>
Execution $\quad(\operatorname{RsX}) \rightarrow \operatorname{RdX}$
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 |  |  |  |  | R |  |  |  |  |

Description MOVX moves the $X$ half of the source register ( 16 LSBs) to the $X$ half of the destination register. The $Y$ halves of both registers are unaffected.
MOVX and MOVY instructions can be used for handling packed 16-bit quantities and XY addresses. The RL instruction can be used to swap the contents of $X$ and $Y$.

The source and destination registers must be in the same register file.
Words $\quad 1$

| Machine <br> States | 1,4 |  |
| :--- | :--- | :--- |
| Status Bits | $\mathbf{N}$ | Unaffected |
|  | $\mathbf{C}$ | Unaffected |
|  | $\mathbf{Z}$ | Unaffected |
|  | $\mathbf{V}$ | Unaffected |

## Examples

## Code

## After

A1
$>$ FFFF 0000
>0000 5678
$>0000$ FFFF

| Syntax | MOVY <Rs>, <Rd> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | $(\mathrm{Rs} Y$ ) $\rightarrow$ RdY |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 1 | 1 | 1 | 0 | 1 | 1 | 1 |  |  |  |  | R |  |  |  |  |

Description MOVY moves the Y half of the source register (16 MSBs) to the Y half of the destination register. The $X$ halves of both registers are unaffected.

MOVX and MOVY instructions can be used for handling packed 16-bit quantities and $X Y$ addresses. The RL instruction can be used to swap the contents of X and Y .

The source and destination registers must be in the same register file.
Words 1

Machine
States
Status Bits
1,4
N Unaffected
C Unaffected
Z Unaffected
$V$ Unaffected

| Examples | Code |  | Before |  | After |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A0 | A1 | A1 |
|  | MOVY | A0, A1 | $>00000000$ | >FFFF FFFF | $>0000$ FFFF |
|  | MOVY | A0, A1 | >1234 5678 | >0000 0000 | $>12340000$ |
|  | MOVY | A0, A1 | >FFFF FFFF | $>00000000$ | >FFFF 0000 |


| Syntax | MPYS <Rs $>,<R d>$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | $\begin{aligned} & \text { Rd Even: (Rs) } \times(\text { Rd }) \rightarrow \text { Rd:Rd }+1 \\ & \text { Rd Odd: (Rs) } \times(R d) \rightarrow R d \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | $15 \quad 14$ | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 01 | 0 | 1 | 1 | 1 | 0 |  |  |  |  | R |  |  |  |  |

## Description There are two cases:

Rd Even MPYS performs a signed multiply of the source register by the destination register, and stores the 64-bit result in the two consecutive registers starting at the destination register. The 32 MSBs of the result are stored in the specified even-numbered destination register. The 32 LSBs of the result are stored in the next consecutive register, which is odd-numbered. Avoid using A14 or B14 as the destination register, since this overwrite the SP. The assembler will issue a warning in this case.

Rd Odd Perform a signed multiply of the source register by the destination register, and store the 32 LSBs of the result in the destination register. Note that overflows are not detected. The Z and $N$ bits are set on the full 64-bit result, even though oniy the lower 32 bits are stored in Rd.

FS1 controls the width of the multiply; the portion of Rs by which Rd is multiplied is determined by FS1. FS1 should be even. If FS1 is odd, MPYS will produce unpredictable results. The MSB of the source operand field supplies the source operand's sign. The source and destination registers must be in the same register file.

Words $\quad 1$
Machine
States 20,23
Status Bits N 1 if the result is negative, 0 otherwise.
C Unaffected
Z 1 if the result is 0,0 otherwise.
V Unaffected

Examples MPYS A1, AO

Before

| A0 | A1 | FS1 | A0 | 1 | NCZ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| >0000 0000 | >0000 0000 | 32 | >0000 0000 | >0000 0000 |  |
| >0000 0000 | >7FFF FFFF | 32 | >0000 0000 | $>00000000$ |  |
| > 00000000 | >FFFF FFFF | 32 | >0000 0000 | $>00000000$ | $0 \times$ |
| > 7FFF FFFF | >0000 0000 | 32 | >0000 0000 | $>00000000$ |  |
| >FFFF FFFF | $>00000000$ | 32 | $>00000000$ | >0000 0000 | $0 \times$ |
| 7FFF 0000 | $>10000000$ | 32 | $>00000000$ | > 7FFF 0000 | $0 \times 0$ |
| 7FFF 0000 | >1000 0000 | 32 | >0000 007F | >FFOO 0000 | $0 \times 0$ |
| 7FFF 0000 | $>10000000$ | 32 | >0000 7FFF | >0000 0000 | $0 \times 0$ |
| FFFF FFFF | $>10000000$ | 32 | >FFFF FFFF | >FFFF FFFF | $1 \times$ |
| 80000000 | > 7FFF FFFF | 32 | >C000 0000 | >8000 0000 | $1 \times 0$ |
| F 0000 | >7FFF 0000 | 32 | >FFFF 8001 | $>00000000$ | $1 \times 0$ |
| FFF FFFF | >FFFF FFFF | 32 | >0000 0000 | $>10000000$ | $0 \times 0$ |
| 0000000 | >8000 0000 | 32 | >4000 0000 | $>00000000$ |  |
| 80000001 | >8000 0000 | 32 | >3FFF FFFF | $>80000000$ |  |

After

3FFF FFFF >8000 0000 0x0x

MPYS AO,A1

Before

|  | A0 |
| ---: | :--- |
| $>$ | 00000000 |
| $>$ | FFFF FFFF |
| $>$ | 00000000 |
| $>$ | 7FFF 0000 |
| $>$ | 7FFF 0000 |
| $>$ | 7FFF 0000 |
| $>$ | FFFF FFFF |
| $>$ | FFFF 0000 |
| $>$ | FFFF FFFF |
| $>$ | 80000001 |
| $>$ | 80000000 |

## After

$\begin{array}{cc}\text { A1 } & \text { FS1 } \\ >010\end{array}$
$>00000000$
$>7 F F F$ FFFF
$>10000000$
$>10000000$
$>10000000$
$>10000000$
$>7 F F F 0000$
$>$ FFFF FFFF
>8000 0000
$>80000000$

32
32 32 32 32
32
32
32
32
32
32

A1
$>00000000$
$>00000000$
$>00000000$
$>7 F F F 0000$
>FF00 0000
$>00000000$
$>$ FFFF FFFF
$>00000000$
$>10000000$
$>80000000$
$>000000000 \times 1 \mathrm{x}$

| Syntax | MPYU <Rs>, <Rd> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | $\begin{aligned} & \text { Rd Even: }(R s) \times(R d) \rightarrow R d: R d+1 \\ & \text { Rd Odd: }(R s) \times(R d) \rightarrow R d \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 0 | 1 | 0 | 1 | 1 | 1 | 1 |  |  |  |  | R |  |  |  |  |

There are two cases:
Rd Even MPYU performs an unsigned multiply of the source register by the destination register, and stores the 64-bit result in the two consecutive registers starting at the destination register. The 32 MSBs of the result are stored in the specified even-numbered destination register. The 32 LSBs of the result are stored in the next consecutive register, which is odd-numbered. Avoid using A14 or B14 as the destination register, since this overwrites the SP. The assembler will issue a warning in this case.

Rd Odd Perform an unsigned multiply of the source register by the destination register, and store the 32 LSBs of the result in the destination register. Note that overflows are not detected. The Z and N bits are set on the full 64 -bit result, even though only the lower 32 bits are stored in Rd.

FS1 controls the width of the multiply; the portion of Rs by which Rd is multiplied is determined by FS1. FS1 should be even. If FS1 is odd, MPYS will produce unpredictable results.

The source and destination registers must be in the same register file.

## Words

 1Machine
States

$$
21,24
$$

Status Bits
N Unaffected
C Unaffected
Z 1 if the result is 0,0 otherwise.
V Unaffected
Examples MPYU A1,AO

| Before | After |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | A1 | FS1 | A0 | A1 | NCZV |
| $>00000000$ | $>00000000$ | 32 | $>00000000$ | $>00000000$ | $\mathrm{x} \times 1 \mathrm{x}$ |
| $>00000000$ | > FFFF FFFF | 32 | $>00000000$ | $>00000000$ | $\mathrm{x} \times 1 \mathrm{x}$ |
| >FFFF FFFF | $>00000000$ | 32 | $>00000000$ | $>00000000$ | $1 \times 1 \times$ |
| >FFFF 0000 | >1000 0000 | 32 | $>00000000$ | >FFFF 0000 | $\mathrm{x} \times 0 \mathrm{x}$ |
| >FFFF 0000 | $>10000000$ | 32 | $>0000$ 00FF | >FF00 0000 | $\mathrm{x} \times 0 \mathrm{x}$ |
| >FFFF 0000 | >1000 0000 | 32 | $>0000 \mathrm{FFFF}$ | $>00000000$ | $\mathrm{x} \times 0 \mathrm{x}$ |

MPYU AO,AI

| Before | After |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | A1 | FS1 | A0 | A1 | NCZV |
| >0000 0000 | $>00000000$ | 32 | >0000 0000 | $>00000000$ | $\mathrm{x} \times 1 \mathrm{x}$ |
| >FFFF FFFF | >0000 0000 | 32 | >FFFF FFFF | $>00000000$ | $\mathrm{x} \times 1 \mathrm{x}$ |
| >0000 0000 | >FFFF FFFF | 32 | $>00000000$ | $>00000000$ | $1 \times 1 \times$ |
| >FFFF 0000 | >1000 0000 | 32 | $>00 \mathrm{FF}$ FF00 | >FFFF 0000 | xx 0 x |
| >FFFF 0000 | $>10000000$ | 32 | $>00 \mathrm{FF}$ FFO0 | >FFO0 0000 | $\mathrm{x} \times 0 \mathrm{x}$ |
| >FFFF 0000 | $>10000000$ | 32 | $>00 \mathrm{FF}$ FFO0 | $>00000000$ | $\mathrm{x} \times 0 \mathrm{x}$ |


| Syntax | NEG $\langle R d\rangle$ |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Execution | $-(R d) \rightarrow R d$ |  |  |  |  |  |  |  |  |  |
| Encoding | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 |

Description NEG stores the 2 's complement of the contents of the destination register back into the destination register.

Words
1
Machine
States 1,4
Status Bits
N 1 if the result is negative, 0 otherwise.
C 1 if there is a borrow ( $\mathrm{Rd} \neq 0$ ), 0 otherwise.
Z 1 if the result is 0,0 otherwise.
V 1 if there is an overflow ( $\mathrm{Rd}=>80000000$ ), 0 otherwise.
Examples

| Code | Before |  | After |
| :--- | :--- | :--- | :--- |
|  | A0 |  |  |
|  | NCZV | A0 |  |
| NEG AO | $>00000000$ | 0010 | $>00000000$ |
| NEG AO | $>55555555$ | 1100 | $>$ AAAA AAAB |
| NEG AO | $>7 F F F$ FFFF | 1100 | $>80000001$ |
| NEG AO | $>8000$ 0000 | 1101 | $>80000000$ |
| NEG AO | $>8000$ 0001 | 0100 | $>7 F F F$ FFFF |
| NEG AO | $>$ FFFF FFFF | 0100 | $>00000001$ |


| Syntax | NEGB < $2 d>$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | $-(\mathrm{Rd})-(\mathrm{C}) \rightarrow \mathrm{Rd}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | R |  | Rd |  |  |

Description NEGB takes the 2's complement of the destination register's contents and decrements by 1 if the borrow bit (C) is set; the result is stored in the destination register. This instruction can be used in sequence with itself and with the NEG instruction for negating multiple-register quantities.

Words
Machine
States
1,4
Status Bits N 1 if the result is negative, 0 otherwise.
C 1 if there is a borrow, 0 otherwise.
Z 1 if the result is 0,0 otherwise.
V 1 if there is an overflow, 0 otherwise.

| Examples | Code |  | Before |  | After |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A0 | C | NCZV | AO |  |
|  | NEGB | A0 | $>00000000$ | 0 | 0010 | >0000 | 0000 |
|  | NEGB | A0 | >0000 0000 | 1 | 1100 | >FFFF | FFFF |
|  | NEGB | A0 | >5555 5555 | 0 | 1100 | > AAAA | AAAB |
|  | NEGB | A0 | >5555 5555 | 1 | 1100 | > AAAA | AAAA |
|  | NEGB | A0 | > 7FFF FFFF | 0 | 1100 | >8000 | 0001 |
|  | NEGB | A0 | >7FFF FFFF | 1 | 1100 | >8000 | 0000 |
|  | NEGB | A0 | >8000 0000 | 0 | 1101 | $>8000$ | 0000 |
|  | NEGB | A0 | >8000 0000 | 1 | 0100 | $>7 \mathrm{FFF}$ | FFFF |
|  | NEGB | A0 | >8000 0001 | 0 | 0100 | $>7 \mathrm{FFF}$ | FFFF |
|  | NEGB | AO | >8000 0001 | 1 | 0100 | $>7 \mathrm{FFF}$ | FFFE |
|  | NEGB | A0 | >FFFF FFFF | 0 | 0100 | $>0000$ | 0001 |
|  | NEGB | AO | >FFFF FFFF | 1 | 0110 | $>0000$ | 0000 |


| Syntax | NOP |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | No operation |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Description The program counter is incremented to point to the next instruction. The processor status is otherwise unaffected.

This instruction can be used to pad loops and perform other timing functions.

Words $\quad 1$

| Machine <br> States | 1,4 |  |
| :--- | :--- | :--- |
| Status Bits | N | Unaffected |
|  | $\mathbf{C}$ | Unaffected |
|  | $\mathbf{Z}$ | Unaffected |


| Example | Code | Before | After |
| :--- | :--- | :--- | :--- |
|  |  | PC | PC |
|  | NOP | $>00020000$ | $>00020010$ |


| Syntax | NOT <Rd> |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | $\mathrm{NOT}(\mathrm{Rd}) \rightarrow \mathrm{Rd}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | $\begin{array}{llll}15 & 14 & 13\end{array}$ | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 00 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | R | Rd |  |  |  |

Description NOT stores the 1's complement of the destination register's contents back into the destination register.

Words $\quad 1$
Machine
States 1,4
Status Bits $\quad \mathbf{N}$ Unaffected
C Unaffected
Z 1 if the result is 0,0 otherwise.
$\checkmark$ Unaffected

| Examples | Code | Before | After |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | AO | NCZV | AO |
|  | NOT AO | $>00000000$ | xxOx | >FFFF FFFF |
|  | NOT AO | >5555 5555 | xxOx | > AAAA AAAA |
|  | NOT AO | >FFFF FFFF | $\mathrm{x} \times 1 \mathrm{x}$ | $>00000000$ |
|  | NOT AO | >8000 0000 | xxOx | >7FFF FFFF |


| Syntax | OR <Rs $>,<R d>$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | (Rs) O | OR (Rd) |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | 151 | $14 \quad 13$ | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 0 | 10 | 1 | 0 | 1 | 0 |  | Rs |  |  | R |  | Rd |  |  |

Description This instruction bitwise-ORs the contents of the source register with the contents of the destination register; the result is stored in the destination register.

The source and destination registers must be in the same register file.
Words 1

Machine
States
1,4
Status Bits N Unaffected
C Unaffected
Z 1 if the result is 0,0 otherwise.
$\checkmark$ Unaffected
Examples

Code

|  | A0 | A1 |  | A1 | NCZV |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OR AO,A1 | > FFFF FFFF | >0000 | 0000 | $\triangle$ FFFF FFFF | $x \times 0 \times$ |
| OR AO,A1 | >0000 0000 | >FFFF | FFFF | >FFFF FFFF | $\mathrm{x} \times 0 \mathrm{x}$ |
| OR AO, A1 | > 55555555 | > AAAA | AAAA | >FFFF FFFF | $\times 0 \times$ |
| OR AO, A1 | $>00000000$ | >0000 | 0000 | >0000 0000 | $\mathrm{x} \times 1 \mathrm{x}$ |


| Syntax | ORI $\langle\rangle,\langle R d\rangle$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | LOR (Rd) $\rightarrow \mathrm{Rd}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | R |  |  |  |  |
|  | L (LSW) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | L (MSW) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Operands $\quad L \quad$ is a 32 -bit immediate value.

Description This instruction bitwise-ORs the 32 -bit immediate value, $L$, with the contents of the destination register; the result is stored in the destination register.

Words 3

## Machine

 States3,12

## Status Bits

N Unaffected
C Unaffected
Z 7 if the result is 0,0 otherwise.
V Unaffected

| Examples | Code |  | Before | After |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A0 | A0 | NCZV |
|  | ORI | >FFFFFFFF,AO | >0000 0000 | >FFFF FFFF | $\mathrm{xx0x}$ |
|  | ORI | >00000000, A0 | > FFFF FFFF | >FFFF FFFF | $\mathrm{xx0x}$ |
|  | ORI | > AAAAAAAA, AO | >5555 5555 | >FFFF FFFF | $x \times 0 \mathrm{x}$ |
|  | ORI | >00000000, A0 | $>00000000$ | $>00000000$ | $\mathrm{x} \times 1 \mathrm{x}$ |

## Syntax PIXBLT B,L

Execution Binary source pixel array $\rightarrow$ Destination pixel array (with processing)

| Encoding | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Operands B specifies that the source pixel array is treated as a binary array whose starting address is given in linear format.

L specifies that the destination pixel array starting address is given in linear format.

Description PIXBLT expands, transfers, and processes a binary source pixel array with a destination pixel array. This instruction operates on two-dimensional arrays of pixels using linear starting addresses for both the source and the destination. The source pixel array is treated as a one bit per pixel array. As the PixBlt proceeds, the source pixels are expanded and then combined with the corresponding destination pixels based on the selected graphics operations.

Note that the instruction is entered as PIXBLT B,L. The following set of implied operands govern the operation of the instruction and define the source and destination arrays.

## Implied <br> Operands

| B File Registers |  |  |  |
| :---: | :---: | :---: | :---: |
| Register | Name | Format | Description |
| B0' | SADDR | Linear | Source pixel array starting address |
| B1 | SPTCH | Linear | Source pixel array pitch |
| B2 ${ }^{\text {¢ }}$ | DADDR | Linear | Destination pixel array starting address |
| B3 | DPTCH | Linear | Destination pixel array pitch |
| B7 | DYDX | XY | Pixel array dimensions (rows:columns) |
| B8 | COLORO | Pixel | Background expansion color |
| B9 | COLOR1 | Pixel | Foreground expansion color |
| B10-B14 ${ }^{\dagger}$ |  |  | Reserved registers |
| 1/O Registers |  |  |  |
| Address | Name | Description and Elements (Bits) |  |
| >C00000B0 | CONTROL | PP-Pixel processing operations (22 options) <br> T - Transparency operation |  |
| > C0000150 | PSIZE | Pixel size ( $1,2,4,8,16$ ) |  |
| >C0000160 | PMASK | Plane mask - pixel format |  |

$\dagger$ These registers are changed by PIXBLT execution.
Source Array The source pixel array for the expand operation is defined by the contents of the SADDR, SPTCH, and DYDX registers:

- At the outset of the instruction, SADDR contains the linear address of the pixel with the lowest address in the array.
- SPTCH contains the linear difference in the starting addresses of adjacent rows of the source array. SPTCH can be any pixel-aligned value for this PIXBLT.
- DYDX specifies the dimensions of both the source and destination arrays in pixels. The DY portion of DYDX contains the number of rows in the array, while the DX portion contains the number of pixels per row.

During instruction execution, SADDR points to the address of the next set of 32 pixels to be read from the source array. When the transfer is complete, SADDR points to the linear address of the first pixel on the next row of pixels that would have been moved had the block transfer continued.
Source
Expansion

Destination
Array
The actual source pixel values which are to be written or processed with the destination array are determined by the interaction of the source array with the contents of the COLOR1 and COLOR0 registers. In the expansion operation, a 1 bit in the source array selects a pixel from the COLOR1 register for operation on the destination array. A 0 bit in the source array selects a COLORO pixel for this purpose. The pixels selected from the COLOR1 and COLORO registers are those that align directly with their intended position in the destination array word.

The location of the destination pixel block is defined by the contents of the DADDR, DPTCH, and DYDX registers:

- At the outset of the instruction, DADDR contains the linear address of the pixel with the lowest address in the array.
- DPTCH contains the linear difference in the starting addresses of adjacent rows of the destination array (typically this is the screen pitch). DPTCH must be a multiple of 16 .
- DYDX specifies the dimensions of both the source and destination arrays in pixels. The DY portion of DYDX contains the number of rows in the array, while the DX portion contains the number of pixels per row.

During instruction execution, DADDR points to the next pixel (or word of pixels) to be modified in the destination array. When the block transfer is complete, DADDR points to the linear address of the first pixel on the next row of pixels that would have been moved had the block transfer continued.

Corner Adjust No corner adjust is performed for this instruction; PBH and PBV are ignored. The pixel transfer simply proceeds in the order of increasing linear addresses.

## Window

Checking Window checking cannot be used with this PixBlt instruction. The contents of the WSTART and WEND registers are ignored.
Pixel
Processing
Pixel processing can be used with this instruction. The PPOP field of the CONTROL I/O register specifies the pixel processing operation that will be applied to expanded pixels as they are processed with the destination array. There are 16 Boolean and 6 arithmetic operations; the default case at reset
is the replace ( $\mathrm{S} \rightarrow \mathrm{D}$ ) operation. Note that the data is first expanded and then processed. The 6 arithmetic operations do not operate with pixel sizes of one or two bits per pixel. For more information, see Section 7.7, Pixel Processing, on page 7-15.

Transparency Transparency can be enabled for this instruction by setting the $T$ bit in the CONTROL I/O register to 1. The TMS34010 checks for 0 (transparent) pixels after it expands and processes the source data. At reset, the default case for transparency is off.
Plane Mask The plane mask is enabled for this instruction.
Interrupts This instruction can be interrupted at a word or row boundary of the destination array. When the PixBlt is interrupted, the TMS34010 sets the PBX bit in the status register and then pushes the status register on the stack. At this time, DPTCH, SPTCH, and B10-B14 contain intermediate values. DADDR points to the linear address of the next word of pixels to be modified after the interrupt is processed. SADDR points to the address of the next 32 pixels to be read from the source array after the interrupt is processed.

Before executing the RETI instruction to return from the interrupt, restore any B-file registers that were modified (also restore the CONTROL register if it was modified). This allows the TMS34010 to resume the PixBlt correctly. You can inhibit the TMS34010 from resuming the PixBlt by executing an RETS 2 instruction instead of RETI; however, SPTCH, DPTCH, and B10-B14 will contain indeterminate values.

## Shift Register

Transfers

If the SRT bit in the DPYCTL I/O register is set, each memory read or write initiated by the PixBlt generates a shift register transfer read or write cycle at the selected address. This operation can be used for bulk memory clears or transfers. (Not all VRAMs support this capability.)
Words $\quad 1$
Machine
States
See PIXBLT Expand Instructions Timing, Section 13.5.
Status Bits $N$ Undefined
C Undefined
Z Undefined
V Undefined
Examples Before the PIXBLT instruction can be executed, the implied operand registers must be loaded with appropriate values. These PIXBLT examples use the following implied operand setup.

Register File B:
SADDR (B0) $=>00002030$
SPTCH (B1) $=>00000100$
$\operatorname{DADDR}(\mathrm{B} 2)=>00033000$
DPTCH (B3) $\quad=>00001000$
DYDX (B7) $=>00020010$
COLORO (B8) $=>$ FEDC FEDC
COLOR1 (B9) = >BA98 BA98

1/O Registers:
PSIZE = >0010

For this example, assume that memory contains the following data before instruction execution.

> Linear
> Address
> $>02000>x x x x, \quad>x x x x,>x x x x,>1234,>x x x x,>x x x x,>x x x x,>x x x x$
> $>02080>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x$
> $>02100>x x x x,>x x x x,>x x x x,>5678,>x x x x,>x x x x,>x x x x,>x x x x$
> $>02180>_{x x x x},>_{x x x x},>_{x x x x},>x x x x,>x x x x,>x x x x,>x x x x,>x x x x$
> $>33000>$ FFFF,$>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF $>33080>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF
> $>34000>F F F F_{1}>F F F F_{1}>F F F F,>F F F F,>F F F F,>F F F F,>F F F F,>F F F F$ $>34080>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF

Example 1 This example uses the replace $(S \rightarrow D)$ pixel processing operation. Before instruction execution, PMASK $=>0000$ and $\mathrm{CONTROL}=>0000(\mathrm{~T}=0$, $P P=00000$ ).

After instruction execution, memory will contain the following values:

> Linear
> Address
> $>33000>$ FEDC $_{1}>$ FEDC,$>$ BA98 $_{1}>$ FEDC,$>$ BA9 $^{2},>$ BA9 $^{2},>$ FEDC,$>$ FEDC $>33080>$ FEDC,$>$ BA $98,>$ FEDC,$>$ FEDC,$>$ BA98,$>$ FEDC,$>$ FEDC,$>$ FEDC
> $>34000>$ FEDC,$>$ FEDC,$>$ FEDC,$>$ BA98,$>$ BA98,$>$ BA98 $,>B A 98,>F E D C$

Example 2 This example uses the ( $D-S$ ) $\rightarrow D$ pixel processing operation. Before instruction execution, PMASK $=>0000$ and $C O N T R O L=>4800(T=0$, $P P=10010$ ).

After instruction execution, memory will contain the following values:

$$
\begin{aligned}
& \begin{array}{l}
\text { Linear } \\
\text { Address }
\end{array} \\
& >33000>0123,>0123,>4567,>0123,>4567,>4567,>0123,>0123 \\
& >33080>0123,>4567,>0123,>0123,>4567,>0123,>0123,>0123 \\
& >34000>0123,>0123,>0123,>4567,>4567,>4567,>4567,>0123 \\
& >34080>0123,>4567,>4567,>0123,>4567,>0123,>4567,>0123
\end{aligned}
$$

Example 3 This example uses transparency with COLORO $=>00000000$. Before instruction execution, PMASK $=>0000$ and $C O N T R O L=>0020(T=1$, $W=00, P P=00000$ ).

After instruction execution, memory will contain the following values:

## Linear

## Address

## Data

$$
\begin{aligned}
& >33000>F F F F,>F F F F,>B A 98,>F F F F,>B A 98,>B A 98,>F F F F,>F F F F \\
& >33080>F F F F,>B A 98,>F F F F,>F F F F,>B A 98,>F F F F,>F F F F,>F F F F \\
& >34000>F F F F,>F F F F,>F F F F,>B A 98,>B A 98,>B A 98,>B A 98,>F F F F \\
& >34080>\text { FFFF, >BA98, >BA98, >FFFF, >BA98, >FFFF, >BA98, >FFFF }
\end{aligned}
$$

Example 4 This example uses plane masking; the four LSBs are masked. Before instruction execution, PMASK $=>000 \mathrm{~F}$ and $\mathrm{CONTROL}=>0000(\mathrm{~T}=0$, $W=00, P P=00000$ ).

After instruction execution, memory will contain the following values:

## Linear

Address Data

$$
\begin{aligned}
& >33080>F E D F,>B A 9 F,>F E D F,>F E D F,>B A 9 F,>F E D F,>F E D F,>F E D F
\end{aligned}
$$

$$
\begin{aligned}
& >34080>\text { FEDF, }>B A 9 F,>B A 9 F,>F E D F,>B A 9 F,>F E D F,>B A 9 F,>F E D F
\end{aligned}
$$

Syntax PIXBLT B,XY

Execution
Encoding

Operands

Description

Binary source pixel array $\rightarrow$ Destination pixel array (with processing)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | :--- |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

B specifies that the source pixel array is treated as a binary array whose starting address is given in linear format.

XY specifies that the destination pixel array starting address is given in XY format.

PIXBLT expands, transfers, and processes a binary source pixel array with a destination pixel array. This instruction operates on two-dimensional arrays of pixels using a linear starting address for the source and an XY address for the destination. The source pixel array is treated as a one bit per pixel array. As the PixBlt proceeds, the source pixels are expanded and then combined with the corresponding destination pixels based on the selected graphics operations.

Note that the instruction is entered as PIXBLT B,XY. The following set of implied operands govern the operation of the instruction and define the source and destination arrays.

Implied Operands

| B File Registers |  |  | $\frac{\text { egisters }}{\text { Description }}$ |
| :---: | :---: | :---: | :---: |
| B0 ${ }^{+}$ | SADDR | Linear | Source pixel array starting address |
| B1 | SPTCH | Linear | Source pixel array pitch |
| B2† $\ddagger$ | DADDR | XY | Destination pixel array starting address |
| B3 | DPTCH | Linear | Destination pixel array pitch |
| B4 | OFFSET | Linear | Screen origin ( 0,0 ) |
| B5 | WSTART | $X Y$ | Window starting corner |
| B6 | WEND | $X Y$ | Window ending corner |
| B7 $\ddagger$ | DYDX | $X Y$ | Pixel array dimensions (rows:columns) |
| B8 | COLORO | Pixel | Background expansion color |
| B9 | COLOR1 | Pixel | Foreground expansion color |
| B10-B14 $\dagger$ |  |  | Reserved registers |
| 1/O Registers |  |  |  |
| Address | Name | Description and Elements (Bits) |  |
| >C00000B0 | CONTROL | PP-Pixel processing operations (22 options) <br> W-Window clipping or pick operation <br> T -Transparency operation |  |
| >C0000130 | CONVSP | XY-to-linear conversion (source pitch) Used for source preclipping. |  |
| $>\mathrm{C} 0000140$ | CONVDP | XY-to-linear conversion (destination pitch) |  |
| $>\mathrm{C0000150}$ | PSIZE | Pixel size (1,2,4,6,8,16) |  |
| $>\mathrm{C0000160}$ | PMASK | Plane mask - pixel format |  |

[^4]Source Array The source pixel array for the expand operation is defined by the contents of the SADDR, SPTCH, DYDX, and (potentially) CONVSP registers:

- At the outset of the instruction, SADDR contains the linear address of the pixel with the lowest address in the array.
- SPTCH contains the linear difference in the starting addresses of adjacent rows of the source array. SPTCH can be any pixel-aligned value for this PIXBLT. For window clipping, SPTCH must be a power of two, and CONVSP must be set to correspond to the SPTCH value.
- CONVSP is computed by operating on the SPTCH register with the LMO instruction; it is used for the XY calculations involved in XY addressing and window clipping.


## Source <br> Expansion

## Destination <br> Array

The actual source pixel values which are to be written or processed with the destination array are determined by the interaction of the source array with contents of the COLOR1 and COLOR0 registers. In the expansion operation, a 1 bit in the source array selects a pixel from the COLOR1 register for operation on the destination array. A 0 bit in the source array selects a COLORO pixel for this purpose. The pixels selected from the COLOR1 and COLORO registers are those that align directly with their intended position in the destination array word.

The location of the destination pixel block is defined by the contents of the DADDR, DPTCH, CONVDP, OFFSET, and DYDX registers:

- At the outset of the instruction, DADDR contains the XY address of the pixel with the lowest address in the array. It is used with OFFSET and CONVDP to calculate the linear address of the array.
- DPTCH contains the linear difference in the starting addresses of adjacent rows of the destination array (typically this is the screen pitch). DPTCH must be a power of two (greater than or equal to 16) and CONVDP must be set to correspond to the DPTCH value.
- CONVDP is computed by operating on the DPTCH register with the LMO instruction; it is used for the XY calculations involved in XY addressing and window clipping.
- DYDX specifies the dimensions of both the source and destination arrays in pixels. The DY portion of DYDX contains the number of rows in the array, while the DX portion contains the number of pixels per row.

During instruction execution, DADDR points to the linear address of next pixel (or word of pixels) to be modified in the destination array. When the block transfer is complete, DADDR points to the linear address of the first pixel on the next row of pixels that would have been moved had the block transfer continued.

Corner Adjust No corner adjust is performed for this instruction. The transfer executes in the order of increasing linear addresses. PBH and PBV are ignored.

Window<br>Checking

Window checking can be used with this instruction by setting the two W bits in the CONTROL register to the desired value. If window checking mode 1, 2, or 3 is selected, the WSTART and WEND registers define the XY starting and ending corners of a rectangular window.

0 No windowing. The entire pixel array is drawn and the WVP and V bits are unaffected.

1 Window hit. No pixels are drawn. The $V$ bit is set to 0 if any portion of the destination array lies within the window. Otherwise, the $V$ bit is set to 1.

If the $V$ bit is set to 0 , the DADDR and DYDX registers are modified to correspond to the common rectangle formed by the intersection of the destination array with the rectangular window. DADDR is set to the XY address of the pixel in the starting corner of the common rectangle. DYDX is set to the $X$ and $Y$ dimensions of the common rectangle.
If the $V$ bit is set to 1 , the array lies entirely outside the window, and the values of DADDR and DYDX are indeterminate.

2 Window miss. If the array lies entirely within the active window, it is drawn and the V bit is set to 0 . Otherwise, no pixels are drawn, the V and WVP bits are set to 1 , and the instruction is aborted.

3 Window clip. The source and destination arrays are preclipped to the window dimensions. Only those pixels that lie within the common rectangle (corresponding to the intersection of the specified array and the window) are drawn. If any preclipping is required, the $V$ bit is set to 1.

Pixel
Processing
Pixel processing can be used with this instruction. The PPOP field of the CONTROL I/O register specifies the pixel processing operation that will be applied to expanded pixels as they are processed with the destination array. There are 16 Boolean and 6 arithmetic operations; the default case at reset is the $S \rightarrow$ D operation. Note that the data is first expanded and then processed. The 6 arithmetic operations do not operate with pixel sizes of one or two bits per pixel. For more information, see Section 7.7, Pixel Processing, on page 7-15.

Transparency Transparency can be enabled for this instruction by setting the $T$ bit in the CONTROL I/O register to 1 . The TMS34010 checks for 0 (transparent) pixels after it expands and processes the source data. At reset, the default case for transparency is off.

Plane Mask The plane mask is enabled for this instruction.
Interrupts This instruction can be interrupted at a word or row boundary of the destination array. When the PixBlt is interrupted, the TMS34010 sets the PBX bit in the status register and then pushes the status register on the stack. At this time, DPTCH, SPTCH, and B10-B14 contain intermediate values. DADDR points to the linear address of the next word of pixels to be modified after the interrupt is processed. SADDR points to the address of the next 32 pixels to be read from the source array after the interrupt is processed.

Before executing the RETI instruction to return from the interrupt, restore any B -file registers that were modified (also restore the CONTROL register if it was modified). This allows the TMS34010 to resume the PixBlt correctly. You can inhibit the TMS34010 from resuming the PixBlt by executing an RETS 2 instruction instead of RETI; however, SPTCH, DPTCH, and B10-B14 will contain indeterminate values.

## Shift Register

Transfers If the SRT bit in the DPYCTL I/O register is set, each memory read or write initiated by the PixBlt generates a shift register transfer read or write cycle at the selected address. This operation can be used for bulk memory clears or transfers. (Not all VRAMs support this capability.)

## Words $\quad 1$

## Machine

States
Status Bits $N$ Undefined
C Undefined
Z Undefined
$\checkmark 1$ if a window violation occurs, $O$ otherwise. Undefined if window checking is not enabled ( $\mathrm{W}=00$ ).

Examples Before the PIXBLT instruction can be executed, the implied operand registers must be loaded with appropriate values. These PIXBLT examples use the following implied operand setup.

Register File B:
SADDR (B0) $=>00002010$
SPTCH (B1) $\quad=>00000010$
DADDR (B2) $=>00300022$
DPTCH (B3) $\quad=>00001000$
OFFSET (B4) $=>00010000$
WSTART (B5) $=>00000026$
WEND (B6) $\quad=>00400050$
DYDX (B7) $\quad=>00040010$
COLORO (B8) $=>00000000$
COLOR1 (B9) $=>7 \mathrm{C} 7 \mathrm{C} 7 \mathrm{C} 7 \mathrm{C}$
Additional implied operand values are listed with each example.

For this example, assume that memory contains the following data before instruction execution.

Linear

$$
\begin{aligned}
& \text { Address } \quad \text { Data } \\
& >2000>x x x x,>0123,>4567,>89 A B,>C D E F,>x x x x,>x x x x,>x x x x \\
& >40000 \text { to } \\
& >43080>\text { FFFF }
\end{aligned}
$$

Example 1 This example uses the replace $(S \rightarrow D)$ pixel processing operation. Before instruction execution, $\mathrm{PMASK}=>0000$ and $\mathrm{CONTROL}=>0000(\mathrm{~T}=0$, $W=00, P P=00000$ ).

After instruction execution, memory will contain the following values:

## Linear

## Address

## Data

$>40100>$ FFFF, $>7 \mathrm{C} 7 \mathrm{C},>0000,>7 \mathrm{C00},>0000,>007 \mathrm{C},>0000,>0000$
$>40180>0000,>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF
$>41100>$ FFFF $,>7 \mathrm{C} 7 \mathrm{C},>007 \mathrm{C},>7 \mathrm{C00},>007 \mathrm{C},>007 \mathrm{C},>007 \mathrm{C},>0000$
$>41180>007 \mathrm{C},>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF
$>42100>\mathrm{FFFF},>7 \mathrm{C} 7 \mathrm{C},>7 \mathrm{C} 00,>7 \mathrm{C} 00,>7 \mathrm{C} 00,>007 \mathrm{C},>7 \mathrm{C} 00,>0000$
$>42180>7 \mathrm{COO},>\mathrm{FFFF}$, $>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF
$>43100>\mathrm{FFFF}_{,}>7 \mathrm{C} 7 \mathrm{C}_{1}>7 \mathrm{C} 7 \mathrm{C},>7 \mathrm{C} 00,>7 \mathrm{C} 7 \mathrm{C}_{1}>007 \mathrm{C}_{1}>7 \mathrm{C} 7 \mathrm{C},>0000$
$>43180>7 \mathrm{C} 7 \mathrm{C},>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF, $>$ FFFF

## XY Addressing

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Y | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 3 | 3 | 3 | 3 | 3 | d 30 FFFF 7 C 7 C 0000007 C 00007 C 00000000000000 FF FF FF 31 FF FF 7C 7C 7C 0000 7C 7C 00 7C 00 7C 000000 7C 00 FF FF FF 32 FF FF 7C 7C 00 7C 00 7C 00 7C 7C 0000 7C 000000 7C FF FF FF 33 FF FF 7C 7C 7C 7C 007 C 7 C 7 C 7 C 007 C 7 C 00007 C 7 CFF FF FF

Example 2 This example uses the XOR pixel processing operation. Before instruction execution, $\mathrm{PMASK}=>0000$ and CONTROL $=>2800(\mathrm{~T}=0, \mathrm{~W}=00$, $P P=01010$ ).

After instruction execution, memory will contain the following values:

| Y Address |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Y | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 3 | 3 | 3 | 3 | 3 |

A
d 30 FF FF 8383 FF FF FF 83 FF FF 83 FF FF FF FF FF FF FF FF FF FF r 31 FF FF 838383 FF FF 8383 FF 83 FF 83 FF FF FF 83 FF FF FF FF 32 FF FF 8383 FF 83 FF 83 FF 8383 FF FF 83 FF FF FF 83 FF FF FF 33 FF FF 83838383 FF 83838383 FF 8383 FF FF 8383 FF FF FF

Example 3 This example uses transparency. Before instruction execution, $\mathrm{PMASK}=$ $>0000$ and CONTROL $=>0020(T=1, W=00, P P=00000)$.

After instruction execution, memory will contain the following values:

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $Y$ | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 3 | 3 | 3 | 3 | 3 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | $A$ | $B$ | $C$ | $D$ | $E$ | $F$ | 0 | 1 | 2 | 3 | 4 |

A
d 30 FF FF 7C 7C FF FF FF 7C FF FF 7C FF FF FF FF FF FF FF FF FF FF
31 FF FF 7C 7C 7C FF FF 7C 7C FF 7C FF 7C FF FF FF 7C FF FF FF FF 32 FF FF 7C 7C FF 7C FF 7C FF 7C 7C FF FF 7C FF FF FF 7C FF FF FF 33 FF FF 7C 7C 7C 7C FF 7C 7C 7C 7C FF 7C 7C FF FF 7C 7C FF FF FF

Example 4 This example uses window operation 3 (clipped destination). Before instruction execution, PMASK $=>0000$ and CONTROL $=>00 \mathrm{C} 0(\mathrm{~T}=0$, $W=11, P P=00000$ ).

After instruction execution, memory will contain the following values:

|  |  |  |  |  |  |  |  |  |  |  | Add | ess |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Y | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 3 | 3 | 3 | 3 | 3 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | c | D | E | F | 0 | 1 | 2 | 3 | 4 |
| A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| d |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 31 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| e |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| s |  | FF | FF | FF | FF |  |  |  |  |  | 7C |  |  |  | 00 |  | 00 |  |  |  | FF |
|  |  | FF | FF |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Example 5 This example uses plane masking; the four LSBs of each pixel are masked. Before instruction execution, PMASK $=>0 F 0 F$ and CONTROL $=>0020$ ( $\mathrm{T}=1, \mathrm{~W}=00, \mathrm{PP}=00000$ ).

After instruction execution, memory will contain the following values:

```
                                    X Address
Y [lllllllllllllllllllllllllll
A
d 30 FF FF FF FF FF FF FF 7F FF FF FF FF FF FF FF FF FF FF FF FF FF
d
    31 FF FF FF FF FF FF FF 7F 7F FF FF FF FF FF FF FF 7F FF FF FF FF
e
s 32 FF FF FF FF FF FF FF 7F FF 7F FF FF FF FF FF FF FF 7F FF FF FF
    33 FF FF FF FF FF FF FF 7F 7F 7F FF FF FF FF FF FF 7F 7F FF FF FF
```

Syntax
Execution
Encoding

## Operands

Description

PIXBLT L,L
Source pixel array $\rightarrow$ Destination pixel array (with processing)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | :--- |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

L specifies that the source and destination pixel array starting addresses are given in linear format.

PIXBLT transfers and processes a source pixel array with a destination pixel array. This instruction operates on two-dimensional arrays of pixels using linear starting addresses for both the source and the destination. As the PixBlt proceeds, the source pixels are combined with the corresponding destination pixels based on the selected graphics operations.

Note that the instruction is entered as PIXBLT L,L. The following set of implied operands govern the operation of the instruction and define the source and destination arrays.
Implied Operands

| B File Registers |  |  |  |
| :---: | :---: | :---: | :---: |
| Register | Name | Format | Description |
| B0t $\ddagger$ | SADDR | Linear | Source pixel array starting address |
| B1 $\dagger$ | SPTCH | Linear | Source pixel array pitch |
| B2† | DADDR | Linear | Destination pixel array starting address |
| B3 | DPTCH | Linear | Destination pixel array pitch |
| B7 | DYDX | XY | Pixel array dimensions (rows:columns) |
| B10-B14 ${ }^{\text {+ }}$ |  |  | Reserved registers |
| 1/O Registers |  |  |  |
| Address | Name | Description and Elements (Bits) |  |
| $>\mathrm{COOOOOBO}$ | CONTROL | $\begin{aligned} & \text { PP- Pixel processing operations ( } 22 \text { options) } \\ & \text { T-Transparency operation } \\ & \text { PBH- Bit BLT horizontal direction } \\ & \text { PBV- Bit BLT vertical direction } \\ & \hline \end{aligned}$ |  |
| > C0000150 | PSIZE | Pixel size ( $1,2,4,8,16$ ) |  |
| >C0000160 | PMASK | Plane mask - pixel format |  |

$\dagger$ These registers are changed by PIXBLT execution.
$\ddagger$ You must adjust SADDR and DADDR to correspond to the corner selected by the values of PBH and PBV. See Corner Adjust below for additional information.

Source Array The source pixel array for the processing operation is defined by the contents of the SADDR, SPTCH, and DYDX registers:

- At the outset of the instruction, SADDR contains the linear address of the pixel at the appropriate starting corner of the array as determined by the PBH and PBV bits in the CONTROL I/O register. (See Corner Adjust below.)
- SPTCH contains the linear difference in the starting addresses of adjacent rows of the source array. SPTCH must be a multiple of 16.
- DYDX specifies the dimensions of both the source and destination arrays in pixels. The DY portion of DYDX contains the number of rows in the array, while the DX portion contains the number of pixels per row.

During instruction execution, SADDR points to the next pixel (or word of pixels) to be read from the source array. When the block transfer is complete, SADDR points to the starting address of the next set of 32 pixels that would have been moved had the block transfer continued.
Destination
Array
The location of the destination pixel array is defined by the contents of the DADDR, DPTCH, and DYDX registers:

- At the outset of the instruction, DADDR contains the linear address of the pixel at the appropriate starting corner of the array as determined by the PBH and PBV bits in the CONTROL I/O register. (See Corner Adjust below.)
- DPTCH contains the linear difference in the starting addresses of adjacent rows of the destination array. DPTCH must be a multiple of 16.
- DYDX specifies the dimensions of both the source and destination arrays in pixels. The DY portion of DYDX contains the number of rows in the array, while the DX portion contains the number of columns.

During instruction execution, DADDR points to the next pixel (or word of pixels) to be modified in the destination array. When the block transfer is complete, DADDR points to the linear address of the first pixel on the next row of pixels that would have been moved had the block transfer continued.

Corner Adjust The PBH and PBV bits in the CONTROL I/O register govern the direction of the PixBlt. If the source and destination arrays overlap, then PBH and PBV should be set to prevent any portion of the source array from being overwritten before it is moved.

However, this instruction is unique because the corner adjust is not automatic; the starting corners of both the source and destination arrays must be explicitly set to the alternate corner before instruction execution. Only the direction of the move is affected by the values of the PBH and PBV bits. This facility allows you to use corner adjust for screen definitions that do not lend themselves to XY addressing (those not binary powers of two). In effect, you supply your own corner adjust operation in software and the PixBlt instruction provides directional control. To use this feature, you must set both SADDR and DADDR to correspond to the corner selected by PBH and PBV.

- For $\mathbf{P B H}=\mathbf{0}$ and $\mathrm{PBV}=\mathbf{0}$, SADDR and DADDR should be set as normally for linear PixBlts. Both registers should be set to correspond to the linear address of the first pixel on the first line of the array (that is, the pixel with the lowest address).
- For $\mathrm{PBH}=0$ and $\mathrm{PBV}=1, \mathrm{SADDR}$ and DADDR should be set to correspond to the linear address of the first pixel on the last line of the array. In other words,

SADDR $=$ (linear address of 1 st pixel in source array $)+(D Y \times$ SPTCH $)$ and

DADDR $=$ (linear address of 1 st pixel in dest. array $)+($ DY $\times$ DPTCH $)$

- For $\operatorname{PBH}=1$ and $P B V=0$, SADDR and DADDR should be set to correspond to the linear address of the pixel following the last pixel on the first line of the array. In other words,

SADDR $=$ (linear address of 1 st pixel in source array $)+(D X \times$ PSIZE $)$ and

DADDR $=$ (linear address of 1 st pixel in dest. array $)+($ DX $\times$ PSIZE $)$

- For PBH $=1$ and $\operatorname{PBV}=1$, SADDR and DADDR should be set to correspond to the linear address of the pixel following the last pixel on the last line of the array. In other words,

SADDR $=($ linear address of 1st pixel in source array $)+(D Y \times$ SPTCH $)$ $+(D X \times P S I Z E)$
and

$$
\begin{aligned}
D A D D R= & (\text { linear address of } 1 \text { st pixel in dest. array })+(D Y \times D P T C H) \\
& +(D X \times P S I Z E)
\end{aligned}
$$

## Window

Checking Window operations are not enabled for this instruction. The contents of the WSTART and WEND registers are ignored.

Pixel<br>Processing

Pixel processing can be used with this instruction. The PPOP field of the CONTROL I/O register specifies the pixel processing operation that will be applied to pixels as they are processed with the destination array. There are 16 Boolean and 6 arithmetic operations; the default case at reset is the replace ( $\mathrm{S} \rightarrow \mathrm{D}$ ) operation. Note that the data is read through the plane mask and then processed. The 6 arithmetic operations do not operate with pixel sizes of 1 or 2 bits per pixel. For more information, see Section 7.7, Pixel Processing, on page 7-15.
$\begin{array}{ll}\text { Transparency } & \begin{array}{l}\text { Transparency can be enabled for this instruction by setting the } T \text { bit in the } \\ \text { CONTROL I/O register to } 1 \text {. The TMS34010 checks for } 0 \text { (transparent) }\end{array} \\ \text { pixels after it expands and processes the source data. At reset, the default } \\ \text { case for transparency is off. }\end{array}$
Plane Mask The plane mask is enabled for this instruction.
Interrupts This instruction can be interrupted at a word or row boundary of the destination array. When the PixBlt is interrupted, the TMS34010 sets the PBX bit in the status register and then pushes the status register on the stack. At this time, DPTCH, SPTCH, and B10-B14 contain intermediate values. DADDR points to the linear address of the next word of pixels to be modified after the interrupt is processed. SADDR points to the address of the
next 32 pixels to be read from the source array after the interrupt is processed.

Before executing the RETI instruction to return from the interrupt, restore any B-file registers that were modified (also restore the CONTROL register if it was modified). This allows the TMS34010 to resume the PixBlt correctly. You can inhibit the TMS34010 from resuming the PixBlt by executing an RETS 2 instruction instead of RETI; however, SPTCH, DPTCH, and $\mathrm{B} 10-\mathrm{B} 14$ will contain indeterminate values.

Shift Register
Transfers

Words
If the SRT bit in the DPYCTL I/O register is set, each memory read or write initiated by the PixBlt generates a shift register transfer read or write cycle at the selected address. This operation can be used for bulk memory clears or transfers. (Not all VRAMs support this capability.)

Machine
States
Status Bits
See Section 13.4, PIXBLT Instructions Timing.
N Undefined
C Undefined
Z Undefined
V Undefined
Examples Before the PIXBLT instruction can be executed, the implied operand registers must be loaded with appropriate values. These PIXBLT examples use the following implied operand setup.

Register File B:
SADDR (B0) $=>00002004$
SPTCH (B1) $\quad=>00000080$
$\operatorname{DADDR}(\mathrm{B2})=>00002228$
DPTCH (B3) $=>00000080$
OFFSET (B4) $\quad=>00000000$
DYDX (B7) $\quad=>0002000 \mathrm{D}$
I/O Registers:
PSIZE $=>0004$

Additional implied operand values are listed with each example.
For this example, assume that memory contains the following data before instruction execution.

| Linear Address | Data |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $>02000$ | $>000 x$ | 1111 | >2222, | >xx33, | $>x x x x$, | $>\mathrm{xxxx}$. | >xxxx, | >xxxx |
| $>02080$ | $>000 x$ | >1111, | >2222, | $>\times x 33$, | $>x x x x$, | $>_{\text {xxxx, }}$ | $>\mathrm{xxxx}$, | $>x x x x$ |
| $>02100$ | $>x x x x$, | $>\mathrm{xxxx}$, | $>\times x x{ }^{\text {, }}$ | >xxxx, | $>\times x \times x$, |  | $>x \times x \times$, | $>x x x x$ |
| >02180 | $>x x x x$, | $>x x x x$, | > xxxx, | >xxxx, | >xxxx, | > Xxxx, | $>x x x x$, | $>x x x x$ |
| >02200 | >xxxx, | $>x x x x$, | >FFxx, | $>$ FFFF, | $>\mathrm{FFFF}$, | $>x F F F$, | >xxxx, | $>x x x x$ |
| $>02280$ | $>x x x x$, | $>\mathrm{xxxx}$, | > FFxx, | $>F F F F$ | $>F F F F$, | $>x F F F$, | $>x x x x$, | $x \times$ |
| $>02300$ | >xxxx, | $>x x x x$, | > $x$ xxx, | >xxxx, | >xxxx, | > XXXX, | > $x \times x$, | xxxx |

Example 1 This example uses the replace $(S \rightarrow D)$ pixel processing operation. Before instruction execution, PMASK $=>0000$ and CONTROL $=>0000(T=0$, $W=00, P P=00000$ ).
After instruction execution, memory will contain the following values:

> Linear
> Address
> $>02000>000 \mathrm{x},>1111,>2222,>x x 33,>x x x x,>x x x x,>x x x x,>x x x x$
> $>02080>000 x,>1111,>2222,>x x 33,>x x x x,>x x x x,>x x x x,>x x x x$
> $>02100>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x$
> $>02180>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x$
> $>02200>x x x x,>x x x x,>00 x x,>1110,>2221,>x 332,>x x x x,>x x x x$
> $>02280>x x x x,>x x x x,>00 x x,>1110,>2221,>x 332,>x x x x,>x x x x$
> $>02300>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x$

Example 2 This example uses the $(D-S) \rightarrow D$ pixel processing operation. Before instruction execution, PMASK $=>0000$ and CONTROL $=>4800(\mathrm{~T}=0$, $W=00, P P=10010$ ).
After instruction execution, memory will contain the following values:
Linear
Address

$$
\begin{aligned}
& >02000>000 x,>1111,>2222,>x x 33,>x x x x,>x x x x,>x x x x,>x x x x \\
& >02080>000 x,>1111,>2222,>x x 33,>x x x x,>x x x x,>x x x x,>x x x x \\
& >02100>x x x x,>x x x x,>x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x
\end{aligned}
$$

$$
\begin{aligned}
& >02200>x x^{2}>x_{1}>x x x x,>F F x x_{1}>E E E F,>D D D E>x C C D,>x x x x,>x x x x \\
& >02280>x x x x,>x x x x,>F F x x,>E E E F,>D D D E>x C C D,>x x x x,>x x x x \\
& >02300>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x
\end{aligned}
$$

Example 3 This example uses transparency. Before instruction execution, PMASK $=$ $>0000$ and CONTROL $=>0020(T=1, W=00, \mathrm{PP}=00000)$.
After instruction execution, memory will contain the following values:

## Linear

 Address
## Data

$>02000>000 x,>1111,>2222,>x \times 33,>x x x,>x x x, \quad>x x x, \quad>x x x x$
$>02080>000 \mathrm{x},>1111,>2222,>x x 33,>x x x x,>x x x,>x x x x,>x x x x$
$>02100>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x$

$>02200>x x x x,>x x x x,>F F x x,>111 \mathrm{~F},>2221,>x 332,>x x x,>x x x x$
$>02280>x x x x,>x x x x,>F F x x,>111 F,>2221,>x 332,>x x x x,>x x x x$
$>02300>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x$

Example 4 This example uses plane masking; the MSB of each pixel is masked. Before instruction execution, $\mathrm{PMASK}=>8888$ and $\mathrm{CONTROL}=>0000(\mathrm{~T}=0$, $W=00, P P=00000$ ).
After instruction execution, memory will contain the following values:
Linear
Address

| 02000 | $>$ |  | >2222, | 33 | > $x x x x$, | > $x$ xxx, | $>\mathrm{xxxx}$, | xxxx |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| >02080 | $>000 x$, | >1111, | $>2222$, | >xx33, | $>x x x x$, | $>\mathrm{xxxx}$, | $>\mathrm{xxxx}$ | $x$ |
| >02100 | >xxxx, | >xxxx, | $>\mathrm{xxxx}$, | $>x x x x$ | $>x x x x$, | $>x x x x$, | $>\mathrm{xxxx}$, | x $x$ |
| $>02180$ | $>x x x x$, | >xxxx, | $>x x x x$, | >xxxx | $>x x x x$, | $>\mathrm{xxxx}$, | $>x x x x$, | $>x x x x$ |
| >02200 | $>x x x x$, | $>x x x x$, | $>88 \mathrm{xx}$, | >9998, | $>$ AAA 9 | > $\times$ BBA | > ${ }_{\text {dxxx, }}$ | $>x x x x$ |
| $>02280$ | >xxxx, | >xxxx, | $>88 \mathrm{xx}$, | $>9998$, | $>$ AAA9 | , $>\times$ BBA | , $>x x x x$, | $x$ |
| $>02300$ | $>x x x x$, | $>x x x x$, | $>x x x x$, | >xxxx, | $>x x x x$, | $>x x x x$, | xxxx, | > $x$ xxx |

## Syntax

Execution
Encoding

Operands

Description

PIXBLT L,XY
Source pixel array $\rightarrow$ Destination pixel array (with processing)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

L specifies that the source pixel array starting address is given in linear format.

XY specifies that the destination pixel array starting address is given in $X Y$ format.

PIXBLT transfers and processes a source pixel array with a destination pixel array. This instruction operates on two-dimensional arrays of pixels using a linear starting addresses for the source array and an XY address for the destination array. As the PixBlt proceeds, the source pixels are combined with the corresponding destination pixels based on the selected graphics operations.

Note that the instruction is entered as PIXBLT $L_{,}, \mathrm{XY}$. The following set of implied operands govern the operation of the instruction and define the source and destination arrays.

Implied Operands

| B File Registers |  |  |  |
| :---: | :---: | :---: | :---: |
| Register | Name | Format | Description |
| B0t | SADDR | Linear | Source pixel array starting address |
| B1 | SPTCH | Linear | Source pixel array pitch |
| B2t $\ddagger$ | DADDR | XY | Destination pixel array starting address |
| B3 | DPTCH | Linear | Destination pixel array pitch |
| B4 | OFFSET | Linear | Screen origin (0,0) |
| B5 | WSTART | XY | Window starting corner |
| B6 | WEND | XY | Window ending corner |
| B7 $\ddagger$ | DYDX | XY | Pixel array dimensions (rows:columns) |
| B10-B14 ${ }^{\dagger}$ |  |  | Reserved registers |
| 1/O Registers |  |  |  |
| Address | Name | Description and Elements (Bits) |  |
| >C00000B0 | CONTROL | PP-Pixel processing operations (22 options) <br> W-Window operations <br> T - Transparency operation <br> PBH- PixBlt horizontal direction <br> PBV- PixBit vertical direction |  |
| > 00000130 | CONVSP | XY-to-linear conversion (source pitch) Used for preclipping and corner adjust |  |
| $>\mathrm{C0000140}$ | CONVDP | XY-to-linear conversion (destination pitch) |  |
| $>\mathrm{C0000150}$ | PSIZE | Pixel size ( $1,2,4,8,16$ ) |  |
| >C0000160 | PMASK | Plane mask - pixel format |  |

[^5]Source Array The source pixel array for the processing operation is defined by the contents of the SADDR, SPTCH, DYDX, and (potentially) CONVSP registers:

- At the outset of the instruction, SADDR contains the linear address of the pixel with the lowest address in the array.
- SPTCH contains the linear difference in the starting addresses of adjacent rows of the source array. SPTCH must be a multiple of 16. For window clipping or corner adjust, SPTCH must be a power of two and CONVSP must be set to correspond to the SPTCH value.
- CONVSP is computed by operating on the SPTCH register with the LMO instruction; it is used for the XY calculations involved in window clipping and corner adjust.
- DYDX specifies the dimensions of both the source and destination arrays in pixels. The DY portion of DYDX contains the number of rows in the array, while the DX portion contains the number of pixels per row.

During instruction execution, SADDR points to the next pixel (or word of pixels) to be accessed in the source array. When the block transfer is complete, SADDR points to the linear address of the first pixel on the next row of pixels that would have been moved had the block transfer continued.

## Destination

Array
The location of the destination pixel array is defined by the contents of the DADDR, DPTCH, CONVDP, OFFSET, and DYDX registers:

- At the outset of the instruction, DADDR contains the XY address of the pixel with the lowest address in the array. It is used with OFFSET and CONVDP to calculate the linear address of the starting location of the array.
- DPTCH contains the linear difference in the starting addresses of adjacent rows of the destination array (typically this is the screen pitch). DPTCH must be a power of two (greater than or equal to 16) and
- CONVDP must be set to correspond to the DPTCH value. CONVDP is computed by operating on the DPTCH register with the LMO instruction; it is used for the XY calculations involved in XY addressing, window clipping and corner adjust.
- DYDX specifies the dimensions of both the source and destination arrays in pixels. The DY portion of DYDX contains the number of rows in the array, while the DX portion contains the number of columns.

During instruction execution, DADDR points to the linear address of next pixel (or word of pixels) to be accessed in the destination array. When the block transfer is complete, DADDR points to the linear address of the first pixel on the next row of pixels that would have been moved had the block transfer continued.

Corner Adjust The PBH and PBV bits in the CONTROL I/O register govern the direction of the PixBlt. If the source and destination arrays overlap, then PBH and PBV should be set to prevent any portion of the source array from being
overwritten before it is moved. This PixBlt performs the corner adjust function automatically under the control of the PBH and PBV bits. If PBV=1, SPTCH must be a power of two and CONVSP should be valid. The SADDR and DADDR registers should be set to correspond to the appropriate format address of the first pixel on the first line of the source (linear) and destination (XY) arrays, respectively.

## Window <br> Checking

Window checking can be used with this instruction by setting the two W bits in the CONTROL register to the desired value. If window checking mode 1, 2, or 3 is selected, the WSTART and WEND registers define the XY starting and ending corners of a rectangular window.
0 No windowing. The entire pixel array is drawn and the WVP and $V$ bits are unaffected.

1 Window hit. No pixels are drawn. The V bit is set to 0 if any portion of the destination array lies within the window. Otherwise, the $V$ bit is set to 1 .

If the $V$ bit is set to 0 , the DADDR and DYDX registers are modified to correspond to the common rectangle formed by the intersection of the destination array with the rectangular window. DADDR is set to the XY address of the pixel in the starting corner of the common rectangle. DYDX is set to the $X$ and $Y$ dimensions of the common rectangle.

If the $V$ bit is set to 1 , the array lies entirely outside the window, and the values of DADDR and DYDX are indeterminate.

2 Window miss. If the array lies entirely within the active window, it is drawn and the V bit is set to 0 . Otherwise, no pixels are drawn, the V and WVP bits are set to 1 , and the instruction is aborted.

3 Window clip. The source and destination arrays are preclipped to the window dimensions. Only those pixels that lie within the common rectangle (corresponding to the intersection of the specified array and the window) are drawn. If any preclipping is required, the $V$ bit is set to 1 .

## Pixel

Processing Pixel processing can be used with this instruction. The PPOP field of the CONTROL I/O register specifies the pixel processing operation that will be applied to pixels as they are processed with the destination array. There are 16 Boolean and 6 arithmetic operations; the default case at reset is the replace ( $\mathrm{S} \rightarrow \mathrm{D}$ ) operation. Note that the data is read through the plane mask and then processed. The 6 arithmetic operations do not operate with pixel sizes of 1 or 2 bits per pixel. For more information, see Section 7.7, Pixel Processing, on page 7-15.
Transparency Transparency can be enabled for this instruction by setting the $T$ bit in the CONTROL I/O register to 1 . The TMS34010 checks for 0 (transparent) pixels after it expands and processes the source data. At reset, the default case for transparency is off.

## Plane Mask The plane mask is enabled for this instruction.

Interrupts This instruction can be interrupted at a word or row boundary of the destination array. When the PixBlt is interrupted, the TMS34010 sets the PBX bit in the status register and then pushes the status register on the stack. At this time, DPTCH, SPTCH, and B10-B14 contain intermediate values.

DADDR points to the linear address of the next word of pixels to be modified after the insterrupt is processed. SADDR points to the address of the next 32 pixels to be read from the source array after the interrupt is processed.

Before executing the RETI instruction to return from the interrupt, restore any B -file registers that were modified (also restore the CONTROL register if it was modified). This allows the TMS34010 to resume the PixBlt correctly. You can inhibit the TMS34010 from resuming the PixBlt by executing an RETS 2 instruction instead of RETI; however, SPTCH, DPTCH, and B10-B14 will contain indeterminate values.

Shift Register
Transfers
Transfers If the SRT bit in the DPYCTL I/O register is set, each memory read or write initiated by the PixBlt generates a shift register transfer read or write cycle at the selected address. This operation can be used for bulk memory clears or transfers. (Not all VRAMs support this capability.)

Words $\quad 1$
Machine
States
See PIXBLT Instructions Timing, Section 13.4.
Status Bits $\quad \mathbf{N}$ Undefined
C Undefined
Z Undefined
$\checkmark$ If window clipping is enabled -1 if a window violation occurs, 0 otherwise. Undefined if window clipping not enabled ( $\mathrm{W}=00$ ).

Examples Before the PIXBLT instruction can be executed, the implied operand registers must be loaded with appropriate values. These PIXBLT examples use the following implied operand setup.

Register File $B$ :
SADDR (B0) $=>00002004$
SPTCH (B1) $=>00000080$
DADDR (B2) $\quad=>00520007$
DPTCH (B3) $=>00000100$
OFFSET (B4) $=>00010000$
WSTART (B5) $=>0030000 \mathrm{C}$
WEND (B6) $=>00530014$
DYDX (B7) $\quad=>00030016$
Additional implied operand values are listed with each example.
For this example, assume that memory contains the following data before instruction execution.

Linear

## Address

$>02000>3210,>7654,>$ BA98,$>$ FEDC $,>3210,>7654,>$ BA98, $>$ FEDC
$>02080>3210,>7654,>$ BA98,$>$ FEDC $>3210,>7654,>$ BA $98,>$ FEDC
$>02100>3210,>7654,>$ BA98, $>$ FEDC $>3210,>7654$, $>$ BA98, $>$ FEDC
$>15200$ to
$>15480>8888$

I/O Registers:
CONVDP $=>0017$
PSIZE $\quad=>0004$
PMASK $\quad=>0000$
CONTROL $=>0000$
$(W=00, T=0, P P=00000)$

Example 1 This example uses the replace $(S \rightarrow D)$ pixel processing operation. Before instruction execution, $\mathrm{PMASK}=>7777$ and $\mathrm{CONTROL}=>0000(\mathrm{~T}=0$, $W=00, P P=00000$ ).

After instruction execution, memory will contain the following values:
Linear
Address

## Data

```
>15200 > 8888, >1888, > 5432, > 9876, > DCBA>>10FE, > 5432, >8886
>15300 >8888,>1888,>5432,>9876,>DCBA,>10FE,>5432,>8886
>15400 > 8888, > 1888, >5432,>9876, > DCBA,>10FE,>5432,>8886
```

XY Addressing


Example 2 This example uses the ( $D$ subs $S$ ) $\rightarrow D$ pixel processing operation. Before instruction execution, PMASK $=>0000$ and $\mathrm{CONTROL}=>4 \mathrm{COO}(\mathrm{T}=0$, $W=00, P P=10011$ ).

After instruction execution, memory will contain the following values:


Example 3 This example uses transparency with the ( $D$ subs S) $\rightarrow D$ pixel processing operation. Before instruction execution, PMASK $=>0000$ and CONTROL $=>4 \mathrm{C} 20(\mathrm{~T}=1, \mathrm{~W}=00, \mathrm{PP}=10011)$.
After instruction execution, memory will contain the following values:


Example 4 This example uses window operation 3 (the destination is clipped). Before instruction execution, $\mathrm{PMASK}=>0000$ and $\mathrm{CONTROL}=>00 \mathrm{CO}(\mathrm{T}=0$, $W=11, P P=00000$ ).

After instruction execution, memory will contain the following values:


Example 5 This example uses plane masking; the most significant bit is masked. Before instruction execution, $\mathrm{PMASK}=>8888$ and $\mathrm{CONTROL}=>0000(\mathrm{~T}=0$. $\mathrm{W}=00, \mathrm{PP}=00000$ ).

After instruction execution, memory will contain the following values:

Syntax PIXBLT XY,L

Execution $\quad$ Source pixel array $\rightarrow$ Destination pixel array (with processing)

| Encoding | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

Operands

Description

XY specifies that the source pixel array starting address is given in $X Y$ format.

L specifies that the destination pixel array starting address is given in linear format.

PIXBLT transfers and processes a source pixel array with a destination pixel array. This instruction operates on two-dimensional arrays of pixels using an XY starting address for the source pixel array and a linear address for the destination array. As the PixBlt proceeds, the source pixels are combined with the corresponding destination pixels based on the selected graphics operations.

Note that the instruction is entered as PIXBLT XY, L. The following set of implied operands govern the operation of the instruction and define the source and destination arrays.
Implied Operands

| B File Registers |  |  |  |
| :---: | :---: | :---: | :---: |
| Register | Name | Format | Description |
| B0 $\dagger$ | SADDR | XY | Source pixel array starting address |
| B1 | SPTCH | Linear | Source pixel array pitch |
| B2 ${ }^{\text {¢ }}$ | DADDR | Linear | Destination pixel array starting address |
| B3 | DPTCH | Linear | Destination pixel array pitch |
| B4 | OFFSET | Linear | Screen origin (0,0) |
| B7 | DYDX | XY | Pixel array dimensions (rows:columns) |
| B10-B14 ${ }^{\text {+ }}$ |  |  | Reserved registers |
| 1/0 Registers |  |  |  |
| Address | Name | Description and Elements (Bits) |  |
| >C00000B0 | CONTROL | PP - Pixel processing operations (22 options) <br> T - Transparency operation <br> PBH - PixBlt horizontal direction <br> PBV - PixBlt vertical direction |  |
| >C0000130 | CONVSP | $X Y$-to-linear conversion (source pitch) Used for XY operations |  |
| > $C 0000140$ | CONVDP | XY-to-linear conversion (destination pitch) Used for XY operations |  |
| > 20000150 | PSIZE | Pixel size ( $1,2,4,8,16$ ) |  |
| > C0000160 | PMASK | Plane mask - pixel format |  |

[^6]Source Array The source pixel array for the processing operation is defined by the contents of the SADDR, SPTCH, CONVSP, OFFSET, and DYDX registers:

- At the outset of the instruction, SADDR contains the XY address of the pixel with the lowest address in the array. It is used with OFFSET and CONVSP to calculate the linear address of the starting location of the array
- SPTCH contains the linear difference in the starting addresses of adjacent rows of the source array (typically this is the screen pitch). SPTCH must be a power of two (greater than or equal to 16) and
- CONVSP must be set to correspond to the SPTCH value. CONVSP is computed by operating on the SPTCH register with the LMO instruction; it is used for the XY calculations involved in XY addressing, window clipping and corner adjust.
- DYDX specifies the dimensions of both the source and destination arrays in pixels. The DY portion of DYDX contains the number of rows in the array, while the DX portion contains the number of columns.

During instruction execution, SADDR points to the next pixel (or word of pixels) to be accessed from the source array. When the block transfer is complete, SADDR points to the linear address of the first pixel on the next row of pixels that would have been moved had the block transfer continued.

## Destination

 ArrayThe location of the destination pixel array is defined by the contents of the DADDR, DPTCH, DYDX, and (potentially) CONVDP registers:

- At the outset of the instruction, DADDR contains the linear address of the pixel with the lowest address in the array.
- DPTCH contains the linear difference in the starting addresses of adjacent rows of the destination array. DPTCH must be a multiple of 16. For window clipping or corner adjust, DPTCH must be a power of two and CONVDP must be set to correspond to the DPTCH value.
- CONVDP is computed by operating on the DPTCH register with the LMO instruction; it is used for the XY calculations involved in window clipping and corner adjust.
- DYDX specifies the dimensions of both the source and destination arrays in pixels. The DY portion of DYDX contains the number of rows in the array, while the DX portion contains the number of columns.

During instruction execution, DADDR points to the next pixel (or word of pixels) to be modified in the destination array. When the block transfer is complete, DADDR points to the linear address of the first pixel on the next row of pixels that would have been moved had the block transfer continued.

Corner Adjust The PBH and PBV bits in the CONTROL 1/O register govern the direction of the PixBlt. If the source and destination arrays overlap, then PBH and PBV should be set to prevent any portion of the source array from being overwritten before it is moved. This PixBlt performs the corner adjust function automatically under the control of the PBH and PBV bits. If PBV $=1$, DPTCH must be a power of two and CONVDP must be valid. The SADDR and DADDR registers should be set to correspond to the appropriate format address of the first pixel on the first line of the source (XY) and destination (linear) arrays, respectively.

## Window <br> Pixel Processing

Checking Window operations are not enabled for this instruction. The contents of the WSTART and WEND registers are ignored.

Pixel processing can be used with this instruction. The PPOP field of the CONTROL I/O register specifies the pixel processing operation that will be applied to pixels as they are processed with the destination array. There are 16 Boolean and 6 arithmetic operations; the default case at reset is the $S$ $\rightarrow$ D operation. Note that the data is read through the plane mask and then processed. The 6 arithmetic operations do not operate with pixel sizes of one or two bits per pixel. For more information, see Section 7.7, Pixel Processing, on page 7-15.
$\begin{array}{ll}\text { Transparency } & \begin{array}{l}\text { Transparency can be enabled for this instruction by setting the } T \text { bit in the } \\ \text { CONTROL I/O register to } 1 \text {. The TMS } 34010 \text { checks for } 0 \text { (transparent) }\end{array} \\ \text { pixels after it expands and processes the source data. At reset, the default } \\ \text { case for transparency is off. }\end{array}$
Plane Mask The plane mask is enabled for this instruction.
Interrupts This instruction can be interrupted at a word or row boundary of the destination array. When the PixBlt is interrupted, the TMS34010 sets the PBX bit in the status register and then pushes the status register on the stack. At this time, DPTCH, SPTCH, and B10-B14 contain intermediate values. DADDR points to the linear address of the next word of pixels to be modified after the insterrupt is processed. SADDR points to the address of the next 32 pixels to be read from the source array after the interrupt is processed.

Before executing the RETI instruction to return from the interrupt, restore any B-file registers that were modified (also restore the CONTROL register if it was modified). This allows the TMS34010 to resume the PixBlt correctly. You can inhibit the TMS34010 from resuming the PixBlt by executing an RETS 2 instruction instead of RETI; however, SPTCH, DPTCH, and B10-B14 will contain indeterminate values.

## Shift Register <br> Transfers

Words
If the SRT bit in the DPYCTL I/O register is set, each memory read or write initiated by the PixBlt generates a shift register transfer read or write cycle at the selected address. This operation can be used for bulk memory clears or transfers. (Not all VRAMs support this capability.)

1

## Machine

States See PIXBLT Instructions Timing, Section 13.4.

Status Bits $\mathbf{N}$ Undefined
C Undefined
Z Undefined
$V$ Undefined
Examples Before the PIXBLT instruction can be executed, the implied operand registers must be loaded with appropriate values. These PIXBLT examples use the following implied operand setup.

Register File B:
SADDR (BO) $=>00400001$
SPTCH (B1) $=>00000080$
$\operatorname{DADDR}(\mathrm{B} 2)=>00002228$
DPTCH (B3) $\quad=>00000080$
$\operatorname{OFFSET}(\mathrm{B} 4)=>00000000$
DYDX (B7) $\quad=>0002000 \mathrm{D}$

1/O Registers:
CONVSP $=>0018$
PSIZE $=>004$

Additional implied operand values are listed with each example.
For this example, assume that memory contains the following data before instruction execution.

Linear
Address

## Data

$>02000>000 x,>1111,>2222,>x x 33,>x x x x,>x x x x,>x x x x,>x x x x$
$>02080>000 x,>1111,>2222,>x x 33,>x x x x,>x x x x,>x x x x,>x x x x$
$>02100>x x x x,>x y x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x$

$>02200>_{x x x x},>_{x x x x},>F F x x,>F F F F,>F F F F,>x F F F,>_{x x x x},>_{x x x x}$
$>02280>_{x x x x},>_{x x x x},>F F x x,>F F F F,>F F F F,>x F F F,>_{x x x x},>_{x x x x}$
$>02300>_{x x x x},>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x$
Example 1 This example uses the replace $(S \rightarrow D)$ pixel processing operation. Before instruction execution, PMASK $=>0000$ and CONTROL $=>0000(T=0$, $W=00, P P=00000$ ).
After instruction execution, memory will contain the following values:

Linear
Address

| >02000 | $>0$ | 1111 | 2222, | xx33, |  | $>x x x x$, $>x x x x$ | xx, |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| >02080 | > | , | 2, |  |  |  | xx, |  |
| >02100 | $>x x x x$, | xxxx, | xxxx, | x, | xxxx, | > xxxx , | x, |  |
| 02180 | $>x$ | $>\mathrm{xxxx}$ | xxxx, | xxxx, | xxxx, |  | $>x x x x$, |  |
| 2200 | $>x x x x$, | $>\mathrm{xxxx}$ | 00xx, | 11 | xxx |  | > xxxx , |  |
|  |  |  | $>00 x x$, | 1110 , | 22 | 32, | $>x x x x$, |  |
|  |  |  |  |  |  |  |  |  |

Example 2 This example uses the $0 s \rightarrow D$ pixel processing operation. Before instruction execution, PMASK $=>0000$ and CONTROL $=>0 \mathrm{COO}(\mathrm{T}=0, \mathrm{~W}=00$, $P P=00011$ ).

After instruction execution, memory will contain the following values:

> Linear
> $>02000>000 \mathrm{x},>1111,>2222,>x x 33,>x x x x,>x x x x,>x x x x,>x x x x$
> $>02080>000 x,>1111,>2222,>x x 33,>x x x x,>x x x x,>x x x x,>x x x x$
> $>02100$ >xxxx, >xxxx, >xxxx, >xxxx, >xxxx, >xxxx, >xxxx, >xxxx
> $>02180$ >xxxx, >xxxx, >xxxx, >xxxx, >xxxx, >xxxx, >xxxx, >xxxx
> $>02200>x_{x x x}{ }^{2}>x x x x_{1}>00 x x_{1}>0000,>0000,>x 000,>x x x x_{1}>x x x x$
> $>02280>x x x x,>x x x x,>00 x x,>0000,>0000,>x 000,>x x x x,>x x x x$
> $>02300$ >xxxx, >xxxx, >xxxx, >xxxx, >xxxx, >xxxx, >xxxx, >xxxx

Example 3 This example uses transparency. Befrore instruction execution, PMASK = $>0000$ and CONTROL $=>0020(T=1, W=00, P P=00000)$.

After instruction execution, memory will contain the following values:

Linear

## Address

$>02000>000 x,>1111,>2222,>x x 33,>x x x x,>x x x x,>x x x x,>x x x x$
$>02080>000 \mathrm{x},>1111,>2222,>x x 33,>x x x x,>x x x x,>x x x x,>x x x x$
$>02100$ >xxxx, >xxxx, >xxxx, >xxxx, >xxx, >xxxx, >xxxx, >xxxx
$>02180$ >xxxx, >xxxx, >xxx, >xxxx, >xxxx, >xxxx, >xxxx, >xxxx
$>02200>x x x x,>x x x x,>F F x x,>111 F,>2221,>x 332,>x x x x,>x x x x$
$>02280>x x x x,>x x x x,>F F x x,>111 F,>2221,>x 332,>x x x x,>x x x x$
$>02300$ >xxxx, >xxxx, >xxxx, >xxxx, >xxxx, >xxxx, >xxxx,>xxxx
Example 4 This example uses plane masking; the two MSBs of each pixel are masked. Before instruction execution, $\mathrm{PMASK}=>\mathrm{CCCC}$ and $\mathrm{CONTROL}=>0000$ ( $\mathrm{T}=0, \mathrm{~W}=00, \mathrm{PP}=00000$ ).

After instruction execution, memory will contain the following values:

## Linear

## Address

$>02000>000 x,>1111,>2222,>x x 33,>x x x x,>x x x x,>x x x x,>x x x x$
$>02080>000 \mathrm{x},>1111,>2222,>x x 33,>x x x x,>x x x x,>x x x x,>x x x x$
$>02100>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x,>x x x x$
$>02180$ >xxxx, >xxxx, >xxxx, >xxx, >xxxx, >xxxx, >xxxx, >xxxx
$>02200$ >xxxx, >xxxx, >CCxx, >DDDC>EEED, >xFFE, >xxxx, >xxxx
$>02280$ >xxxx, >xxxx, >CCxx, >DDDC>EEED, >xFFE, >xxxx, >xxxx
$>02300$ >xxxx, >xxxx, >xxxx, >xxxx, >xxxx, >xxxx, >xxxx, >xxxx

## Syntax

Execution

## Encoding

## Operands

Description

## PIXBLT XY,XY

Source pixel array $\rightarrow$ Destination pixel array (with processing)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | :--- |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

XY specifies that the source and destination pixel array starting addresses are given in $X Y$ format.

PIXBLT transfers and processes a source pixel array with a destination pixel array. This instruction operates on two-dimensional arrays of pixels using XY starting addresses for both the source and destination pixel arrays. As the PixBlt proceeds, the source pixels are combined with the corresponding destination pixels based on the selected graphics operations.

Note that the instruction is entered as PIXBLT XY, XY. the destination. The following set of implied operands govern the operation of the instruction and define the source and destination arrays.
Implied Operands

| B File Registers |  |  |  |
| :---: | :---: | :---: | :---: |
| Register | Name | Format | Description |
| B0t | SADDR | XY | Source pixel array starting address |
| B1 | SPTCH | Linear | Source pixel array pitch |
| B2† $\ddagger$ | DADDR | XY | Destination pixel array starting address |
| B3 | DPTCH | Linear | Destination pixel array pitch |
| B4 | OFFSET | Linear | Screen origin (0,0) |
| B5 | WSTART | XY | Window starting corner |
| B6 | WEND | $X Y$ | Window ending corner |
| B7 $\ddagger$ | DYDX | XY | Pixel array dimensions (rows:columns) |
| B10-B14 $\dagger$ |  |  | Reserved registers |
| 1/O Registers |  |  |  |
| Address | Name | Description and Elements (Bits) |  |
| >C00000B0 | CONTROL | ```PP - Pixel processing operations (22 options) W -Window clipping or pick operation T -Transparency operation PBH-PixBlt horizontal direction PBV-PixBlt vertical direction``` |  |
| >C0000130 | CONVSP | XY-to-linear conversion (source pitch) |  |
| > $\mathrm{C0000140}$ | CONVDP | XY -to-linear conversion (destination pitch) |  |
| > 00000150 | PSIZE | Pixel size ( $1,2,4,8,16$ ) |  |
| >C0000160 | PMASK | Plane mask - pixel format |  |

[^7]Source Array The source pixel array for the processing operation is defined by the contents of the SADDR, SPTCH, CONVSP, OFFSET, and DYDX registers:

- At the outset of the instruction, SADDR contains the XY address of the pixel with the lowest address in the array. It is used with OFFSET and CONVSP to calculate the linear address of the starting location of the array.
- SPTCH contains the linear difference in the starting addresses of adjacent rows of the source array (typically this is the screen pitch). SPTCH must be a power of two (greater than or equal to 16) and CONVSP must be set to correspond to the SPTCH value.
- CONVSP is computed by operating on the SPTCH register with the LMO instruction; it is used for the XY calculations involved in XY addressing, window clipping and corner adjust.
- DYDX specifies the dimensions of both the source and destination arrays in pixels. The DY portion of DYDX contains the number of rows in the array, while the DX portion contains the number of columns.

During instruction execution, SADDR points to the next pixel (or word of pixels) to be read from the source array. When the block transfer is complete, SADDR points to the linear address of the first pixel on the next row of pixels that would have been moved had the block transfer continued.

## Destination <br> Array

The location of the destination pixel array is defined by the contents of the DADDR, DPTCH, CONVDP, OFFSET, and DYDX registers:

- At the outset of the instruction, DADDR contains the XY address of the pixel with the lowest address in the array. It is used with OFFSET and CONVDP to calculate the linear address of the starting location of the array.
- DPTCH contains the linear difference in the starting addresses of adjacent rows of the destination array (typically this is the screen pitch). DPTCH must be a power of two (greater than or equal to 16) and CONVDP must be set to correspond to the DPTCH value.
- CONVDP is computed by operating on the DPTCH register with the LMO instruction; it is used for the $X Y$ calculations involved in XY addressing, window clipping and corner adjust.
- DYDX specifies the dimensions of both the source and destination arrays in pixels. The DY portion of DYDX contains the number of rows in the array, while the DX portion contains the number of columns.

During instruction execution, DADDR points to the next pixel (or word of pixels) to be read from the destination array. When the block transfer is complete, DADDR points to the linear address of the first pixel on the next row of pixels that would have been moved had the block transfer continued.

Window checking can be used with this instruction by setting the two W bits in the CONTROL register to the desired value. If window checking mode 1, 2, or 3 is selected, the WSTART and WEND registers define the XY starting and ending corners of a rectangular window.

0 No windowing. The entire pixel array is drawn and the WVP and V bits are unaffected.

1 Window hit. No pixels are drawn. The $V$ bit is set to 0 if any portion of the destination array lies within the window. Otherwise, the $V$ bit is set to 1 .

If the $V$ bit is set to 0, the DADDR and DYDX registers are modified to correspond to the common rectangle formed by the intersection of the destination array with the rectangular window. DADDR is set to the XY address of the pixel in the starting corner of the common rectangle. DYDX is set to the $X$ and $Y$ dimensions of the common rectangle.

If the $V$ bit is set to 1 , the array lies entirely outside the window, and the values of DADDR and DYDX are indeterminate.

2 Window miss. If the array lies entirely within the active window, it is drawn and the $V$ bit is set to 0 . Otherwise, no pixels are drawn, the $V$ and WVP bits are set to 1 , and the instruction is aborted.

3 Window clip. The source and destination arrays are preclipped to the window dimensions. Only those pixels that lie within the common rectangle (corresponding to the intersection of the specified array and the window) are drawn. If any preclipping is required, the V bit is set to 1.

Pixel processing can be used with this instruction. The PPOP field of the CONTROL I/O register specifies the pixel processing operation that will be applied to pixels as they are processed with the destination array. There are 16 Boolean and 6 arithmetic operations; the default case at reset is the replace ( $\mathrm{S} \rightarrow \mathrm{D}$ ) operation. Note that the data is read through the plane mask and then processed. The 6 arithmetic operations do not operate with pixel sizes of one or two bits per pixel. For more information, see Section 7.7, Pixel Processing, on page 7-15.
Corner Adjust The PBH and PBV bits in the CONTROL $/$ /O register govern the direction of the PixBlt. If the source and destination arrays overlap, then PBH and PBV should be set to prevent any portion of the source array from being overwritten before it is moved. This PixBlt performs the corner adjust function automatically under the control of the PBH and PBV bits. The SADDR and DADDR registers should be set to correspond to the appropriate format address of the first pixel on the first line of the source (XY) and destination (XY) arrays, respectively.

Transparency Transparency can be enabled for this instruction by setting the $T$ bit in the CONTROL I/O register to 1 . The TMS34010 checks for 0 (transparent) pixels after it expands and processes the source data. At reset, the default case for transparency is off.

Plane Mask The plane mask is enabled for this instruction.

Interrupts This instruction can be interrupted at a word or row boundary of the destination array. When the PixBlt is interrupted, the TMS34010 sets the PBX bit in the status register and then pushes the status register on the stack. At this time, DPTCH, SPTCH, and B10-B14 contain intermediate values. DADDR points to the linear address of the next word of pixels to be modified after the insterrupt is processed. SADDR points to the address of the next 32 pixels to be read from the source array after the interrupt is processed.

Before executing the RETI instruction to return from the interrupt, restore any B-file registers that were modified (also restore the CONTROL register if it was modified). This allows the TMS34010 to resume the PixBlt correctly. You can inhibit the TMS34010 from resuming the PixBlt by executing an RETS 2 instruction instead of RETI; however, SPTCH, DPTCH, and B10-B14 will contain indeterminate values.
Shift Register
Transfers If the SRT bit in the DPYCTL I/O register is set, each memory read or write initiated by the PixBlt generates a shift register transfer read or write cycle at the selected address. This operation can be used for bulk memory clears or transfers. (Not all VRAMs support this capability.)
Words
1
Machine States

Status Bits
See Section 13.4, PIXBLT Instructions Timing.
N Unaffected
C Unaffected
$Z$ Unaffected
$\mathbf{V}$ If window clipping is enabled - 1 if a window violation occurs, $O$ otherwise. Unaffected if window clipping not enabled.

Examples Before the PIXBLT instruction can be executed, the implied operand registers must be loaded with appropriate values. These PIXBLT examples use the following implied operand setup.

Register File B:
SADDR (B0) $=>00200004$
SPTCH (B1) $=>00000200$
DADDR (B2) $\quad=>00410004$
DPTCH (B3) $=>00000200$
OFFSET(B4) $\quad>00010000$
WSTART(B5) $=>00300009$
I/O Registers:

| CONVSP | $=>0016$ |
| :--- | :--- |
| CONVDP | $=>0016$ |
| PSIZE | $=>0004$ |
| PMASK | $=>0000$ |
| CONTROL | $=>0000$ |
|  |  |
|  | $(W=00, \mathrm{~T}=0, \mathrm{PP}=00000)$ |

$$
\text { WEND (B6) }=>00420012
$$

$$
\text { DYDX (B7) }=>00030016
$$

Additional implied operand values are listed with each example. For this example, assume that memory contains the following data before instruction execution.

Linear
Address
$>14000$
$>14200>3210,>7654,>$ BA $98,>$ FEDC $,>3210,>7654,>$ BA $98,>$ FEDC
$>14400>3210,>7654,>$ BA98,$>$ FEDC $,>3210,>7654,>B A 98,>$ FEDC
$>18200$ to
$>18680>3333$

Example 1 This example uses the replace ( $S \rightarrow D$ ) pixel processing operation. Before instruction execution, PMASK $=>0000$ and CONTROL $=>0000(T=0$, $W=00, P P=00000$ ).

After instruction execution, memory will contain the following values:

$$
\begin{aligned}
& \begin{array}{l}
\text { Linear } \\
\text { Address } \\
>18200>3333,>7654,>\text { BA } 98^{2},>\text { FEDC }_{t}>3210,>7654,>3398,>3333 \\
>18400>3333,>7654,>\text { BA } 98^{2},>\text { FEDC }_{t}>3210,>7654,>3398,>3333 \\
>18600>3333,>7654,>\text { BA } 98,>\text { FEDC }_{t}>3210,>7654,>3398,>3333
\end{array}
\end{aligned}
$$

## XY Addressing



A
d 413333456789 ABCDEFO123456789333333
d
423333456789 ABCDEFO123456789333333 433333456789 ABCDEFO123456789333333 s

Example 2 This example uses the ( $D$ adds $S$ ) $\rightarrow D$ pixel processing operation. Before instruction execution, PMASK $=>0000$ and $\mathrm{CONTROL}=>4400(\mathrm{~T}=0$, $W=00, P P=10001$ ).

After instruction execution, memory will contain the following values:

## $X$ Address

00000000000000001111111111111111 0123456789 ABCDEFO123456789ABCDEF

A d 413333789 ABCDEFFFF3456789ABC333333
r 423333789 ABCDEFFFF3456789ABC333333

Example 3 This example uses transparency and the ( $D$ SUBS S) $\rightarrow D$ pixel processing operation. Before instruction execution, PMASK $=>0000$ and CONTROL $=>4 \mathrm{C} 20(\mathrm{~T}=1, \mathrm{~W}=00, \mathrm{PP}=10011)$.
After instruction execution, memory will contain the following values:

|  | X Address |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Y |  | 0000000000000000111 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 0123456789 ABCDEFO123456789ABCDEF |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| d | 413333333333333333312333333333333 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| d |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $r$ | 4233333333333333333123333333333333 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| e | 43333333333333333312333333333333 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

This example uses window operation 3 (the destination is clipped). Before instruction execution, PMASK $=>0000$ and CONTROL $=>00 \mathrm{C} 0(\mathrm{~T}=0$, $W=11, P P=00000$ ).

After instruction execution, memory will contain the following values:


Example 5 This example uses plane masking; the third least significant bit is masked. Before instruction execution, PMASK $=>5555$ and $\mathrm{CONTROL}=>0000$ ( $\mathrm{T}=0, \mathrm{~W}=00, \mathrm{PP}=00000$ ).

After instruction execution, memory will contain the following values:

## X Address

 0123456789 ABCDEFO123456789ABCDEF
A
d 413333113399 B B 99 B B 1133113399333333
r 423333113399 B B 99 B B 1133113399333333
e
s 433333113399 B B 99 B B 1133113399333333

| Syntax | PIXT <Rs>,*<Rd> |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | (pixel)Rs $\rightarrow$ (pixel)*Rd |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | $\begin{array}{llll}15 & 14 & 13\end{array}$ | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 111 | 1 | 1 | 0 | 0 |  |  |  |  | R |  |  |  |  |


| Operands | Rs The source pixel is right justified in the specified register. |  |  |
| :---: | :---: | :---: | :---: |
|  | *Rd Destination register indirect. The destination location is at the linear memory address contained in the specified register. |  |  |
| Description | PIXT transfers a pixel from the source register to the linear memory address contained in the destination register. The source pixel is the $1,2,4,8$, or 16 LSBs of the source register, depending on the pixel size specified in the PSIZE I/O register. The source and destination registers must be in the same register file. |  |  |
| Implied Operands |  |  | 1/O Registers |
|  | Address | Name | Description and Ele |
|  | >C00000B0 | CONTROL | PP-Pixel processing ope <br> T - Transparency operati |
|  | > 00000150 | PSIZE | Pixel size (1,2,4,6,8,16) |
|  | > C 0000160 | PMASK | Plane mask - pixel format |

Pixel
Processing
The PP field of the CONTROL I/O register selects the pixel processing operation to be applied to the pixel as it is transferred to the destination location. The default case at reset is the pixel processing replace operation. For more information, see Section 7.7, Pixel Processing, on page 7-15.

## Window

Checking
Window checking cannot be used with this instruction. The $W$ bits are ignored.

Transparency Transparency can be enabled for this instruction by setting the $T$ bit in the CONTROL I/O register to 1 . The TMS34010 checks for 0 (transparent) pixels after it processes the source data. At reset, the default case for transparency is off.
Plane Mask The plane mask is enabled for this instruction:
Words
Machine
States

| Pixel Processing Operation |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PSIZE | Replace | Boolean | ADD | ADDS | SUB | SUBS | MIN/MAX |
| $1,2,4,8$ | $2+(3), 8$ | $4+(3), 10$ | $4+(3), 11$ | $5+(3), 11$ | $5+(3), 12$ | $6+(3), 11$ | $5+(3), 10$ |
| 16 | $2+(1), 6$ | $4+(1), 8$ | $4+(1), 8$ | $5+(1), 9$ | $5+(1), 9$ | $6+(1), 10$ | $5+(1), 9$ |

Status Bits
N Unaffected
C Unaffected
$Z$ Unaffected
$\checkmark$ Unaffected

Examples PIXT AO,*AI
Before

|  | A0 | A1 | @>20500 | PSIZE | PP | T | PMASK | @ ${ }^{20500}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1) | $>0000 \mathrm{FFFF}$ | $>00020500$ | >0000 | $>0001$ | 00000 | 0 | >0000 | >0001 |
| 1) | $>0000 \mathrm{FFFF}$ | $>00020500$ | $>0000$ | >0002 | 00000 | 0 | >0000 | $>0003$ |
| 1) | $>0000 \mathrm{FFFF}$ | >0002 0500 | $>0000$ | >0004 | 00000 | 0 | $>0000$ | $>000 \mathrm{~F}$ |
| 1) | $>0000$ FFFF | $>00020500$ | $>0000$ | >0008 | 00000 | 0 | >0000 | >00FF |
| 1) | $>0000$ FFFF | >0002 0500 | $>0000$ | $>0010$ | 00000 | 0 | $>0000$ | $>$ FFFF |
| 1) | $>00000006$ | >0002 0508 | $>0000$ | >0004 | 00000 | 0 | >0000 | >0600 |
| 2) | $>00000006$ | >0002 0508 | $>0300$ | >0004 | 01010 | 0 | $>0000$ | $>0500$ |
| 3) | $>00000006$ | >0002 0508 | $>0100$ | >0004 | 00001 | 0 | $>0000$ | $>0000$ |
| 4) | $>00000006$ | >0002 0508 | $>0100$ | $>0004$ | 00001 | 1 | $>0000$ | >0100 |
| 5) | $>00000006$ | >0002 0508 | $>0000$ | >0004 | 00000 | 0 | > AAAA | $>0400$ |

## Notes:

1) $S$ replaces $D$
2) ( $S$ XOR D) replaces $D$
3) (S AND D) $=0$, transparency is off, $D$ is replaced
4) $(S+D)=0$, transparency is on, $D$ is not replaced
5) S replaces unmasked bits of D

Syntax PIXT <Rs>,*<Rd>.XY
Execution (pixel)Rs $\rightarrow$ (pixel)*Rd.XY
Encoding

## Operands

## Description

PIXT transfers a pixel from the source register to the XY memory address contained in the destination register. The source pixel is the 1, 2, 4, 8, or 16 LSBs of the source register, depending on the pixel size specified in the PSIZE 1/O register. The source and destination registers must be in the same register file.
Implied
Operands

| B File Registers |  |  |  |
| :---: | :---: | :---: | :---: |
| Register | Name | Format | Description |
| B3 | DPTCH | Linear | Destination pitch |
| B4 | OFFSET | Linear | Screen origin (0.0) |
| B5 | WSTART | XY | Window starting corner |
| B6 | WEND | XY | Window ending corner |
| 1/O Registers |  |  |  |
| Address | Name | Description and Elements (Bits) |  |
| >C00000B0 | CONTROL | PP-Pixel processing operations (22 options) <br> W - Window clipping or pick operation <br> T - Transparency operation |  |
| >C0000140 | CONVDP | XY-to-linear conversion (destination pitch) |  |
| $>\mathrm{C0000150}$ | PSIZE | Pixel size ( $1,2,4,8,16$ ) |  |
| >C0000160 | PMASK | Plane mask - pixel format |  |

## Window <br> Checking

Window checking can be selected by setting the $W$ bits in the CONTROL register to the desired value. If one of the three active window modes ( 1 , 2 , or 3) is selected, the WSTART and WEND registers define the starting and ending window corners. When an attempt is made to write a pixel inside or outside a window, the results depend on the selected window checking mode:

0 No window checking. The pixel is drawn and the WVP and $V$ bits are unaffected.

1 Window hit. No pixels are drawn. The V bit is set to 0 if the pixel lies within the window; otherwise, it is set to 1.

2 Window miss. If the pixel lies outside the window, the $V$ and WVP bits are set to 1 and the instruction is aborted (no pixels are drawn). Otherwise, the pixel is drawn and the $V$ bit is set to 0 .

3 Window clip. If the pixel lies outside the window, the $V$ bit is set to 1 and the instruction is aborted (no pixels are drawn). Otherwise, the pixel is drawn and the $V$ bit is set to 0 .

For more information, see Section 7.10. Window Checking, on page 7-25.
Pixel
Processing
The PP field of the CONTROL I/O register specifies the pixel processing operation of that will be applied to the pixel as it is transferred to the destination location. The default case at reset is the pixel processing replace operation. For more information, see Section 7.7, Pixel Processing, on page 7-15.

Transparency Transparency can be enabled for this instruction by setting the T bit in the CONTROL I/O register to 1 . The TMS34010 checks for 0 (transparent) pixels after it processes the source data. At reset, the default case for transparency is off.

Plane Mask The plane mask is enabled for this instruction.
Words $\quad 1$
Machine
States

| Pixel Processing Operation |  |  |  |  |  |  |  | Window Violation |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PSIZE | Replace | Boolean | ADD | ADDS | SUB | SUBS | MIN/MAX | W=1 | W=2 | W=3 |
| 1,2,4,8 | $4+(3), 10$ | 6+(3),12 | 6+(3), 12 | 7+(3),13 | 7+(3),13 | 8+(3),14 | 7+(3),13 | 6.9 | 6,9 | 4,7 |
| 16 | $4+(1), 8$ | $6+(1), 10$ | $6+(1), 10$ | $7+(1), 11$ | $7+(1), 11$ | $8+(1), 12$ | $7+(1), 11$ | 6,9 | 6,9 | 4,7 |

## Status Bits

N Unaffected
C Unaffected
Z Unaffected
V 1 if window clipping enabled and window violation or pick occurs, 0 if no window violation occurs. Unaffected if window clipping is not enabled.

Examples Before the PIXT instruction can be executed, the implied operand registers must be loaded with appropriate values. These PIXT examples use the following implied operand setup.

Register File B:
DPTCH (B3) $=>00000800$
OFFSET (B4) $=>00000000$
WTART (B5) $=>00300020$
WEND (B6) $=>00500142$

## I/O Registers:

CONVDP $=>0014$

PIXT AO,*AI.XY

Before
A0

1) $>0000$ FFFF
2) $>0000 \mathrm{FFFF}$
3) $>0000 \mathrm{FFFF}$
4) $>0000 \mathrm{FFFF}$
5) $>0000 \mathrm{FFFF}$
6) $>00000006$
7) $>00000006$
8) $>00000006$
9) $>00000006$
10) $>00000006$
11) $>00000006$
12) $>00000006$
13) $>00000006$

A1
$>00400500$
$>00400280$
$>00400140$
$>0040$ 00AO
$>00400050$
$>00400142$
$>00400142$
$>00400142$
$>00400142$
$>00400142$
$>00400142$
$>00400143$
$>00400143$
@ $\mathbf{2 0 5 0 0}$
PSIZE
$>0000>000100000$
$>0000>000200000$
$>0000>000400000 \quad 00 \quad 0>0000>000 \mathrm{~F}$
$>0000>000800000 \quad 00 \quad 0>0000>00 \mathrm{FF}$
$>0000>001000000 \quad 00 \quad 0>0000>$ FFFF
$>0000>000400000 \quad 00 \quad 0>0000>0600$
$>0300>000401010 \quad 00 \quad 0>0000>0500$
$>0100>000400001 \quad 00 \quad 0>0000>0000$
$>0100>000400001 \quad 001>0000>0100$
$>0000>000400000 \quad 00 \quad 0>A A A A>0400$
$>0000>00040000011 \quad 0>0000>0600$
$>0000>0004 \quad 00000$ 11 $0 \gg 0000>0000$
$>0000>000400000 \quad 10 \quad 0>0000>0000$
@ $>20500$

After

XY Address in A1 $=$ Linear Address $>20500$
Notes:

1) $S$ replaces $D$
2) ( $S$ XOR D) replaces $D$
3) (S AND D) $=0$, transparency is off, $D$ is replaced
4) $(S+D)=0$, transparency is on, $D$ not replaced
5) $S$ replaces unmasked bits of $D$
6) Window Option $=3$, $D$ inside window, $S$ replaces $D$
7) Window Option = 3, D outside window, D not replaced, V bit set in status register
8) Window Option $=2$, D outside window, D not replaced, WV interrupt generated, V bit set in status register

| Syntax | $\begin{aligned} & \text { PIXT * }<R s>,<R d> \\ & (\text { pixel }) * \mathrm{Rs} \rightarrow \text { (pixel) Rd } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | $15 \quad 14$ | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 1 | 1 | 1 | 1 | 0 | 1 |  |  |  |  | R |  |  |  |  |

Operands *Rs Source register indirect. The source pixel is located at the linear memory address contained in the specified register.

Description PIXT transfers a pixel from the linear memory address contained in the source register to the destination register. When the pixel is moved into the register, it is right justified and zero extended to 32 bits according to the pixel size specified in the PSIZE I/O register. The source and destination registers must be in the same register file.
Implied Operands

| I/O Registers |  |  |
| :---: | :--- | :---: |
| Address | Name | Description and Elements (Bits) |
| $>C 0000150$ | PSIZE | Pixel size (1,2,4,6,8,16) |
| $>C 0000160$ | PMASK | Plane mask - pixel format |

Window
Checking Window checking cannot be used with this instruction. The $W$ bits are ignored.
Pixel
Processing Pixel processing cannot be used with this instruction.
Transparency Transparency cannot be used with this instruction.
Plane Mask The plane mask is enabled for this instruction.
Words $\quad 1$
Machine
States
4,7
Status Bits $N$ Undefined
C Undefined
Z Undefined
$\checkmark$ Set to 1 if the pixel is 1 , set to 0 if the pixel is 0 .

Examples Assume that memory contains the following values:

| Address | Data |
| ---: | ---: |
| $@>20500$ | $>$ FFFF |
| $@>20510$ | $>3333$ |

PIXT *AO,A1

| Before  <br> A0  <br>  PSIZE | PMASK | After |  |
| :--- | :--- | :--- | :--- |
| $>00020500$ | $>0001$ | $>0000$ | $>00000001$ |
| $>00020500$ | $>0001$ | $>$ FFFF | $>00000000$ |
| $>00020500$ | $>0002$ | $>0000$ | $>00000003$ |
| $>00020500$ | $>0002$ | $>5555$ | $>00000002$ |
| $>00020500$ | $>0004$ | $>0000$ | $>0000000 \mathrm{~F}$ |
| $>00020510$ | $>0004$ | $>9999$ | $>00000002$ |
| $>00020500$ | $>0008$ | $>0000$ | $>000000 \mathrm{FF}$ |
| $>00020510$ | $>0008$ | $>5454$ | $>00000023$ |
| $>00020500$ | $>0010$ | $>0000$ | $>0000 \mathrm{FFFF}$ |
| $>00020500$ | $>0010$ | $>$ BA98 | $>00004567$ |
| $>00020510$ | $>0010$ | $>$ BA98 | $>00000123$ |


| Syntax | $\begin{aligned} & \text { PIXT }{ }^{*}<R s>,{ }^{*}<R d> \\ & \text { pixel( } \left.{ }^{*} \mathrm{Rs}\right) \rightarrow \operatorname{pixel}\left({ }^{*} \mathrm{Rd}\right) \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 0 |  | Rs |  |  | R |  | Rd |  |  |

Operands

Description
PIXT transfers a pixel from the linear memory address contained in the source register to the linear memory address contained in the destination register. The source and destination registers must be in the same register file.

Implied
Operands

| I/O Registers |  |  |
| :---: | :--- | :--- |
| Address | Name | Description and Elements (Bits) |
| $>$ C00000BO | CONTROL | PP- Pixel processing operations (22 options) <br> T Transparency operation |
| $>$ C0000150 | PSIZE | Pixel size (1,2,4,6,8,16) |
| $>$ C0000160 | PMASK | Plane mask - pixel format |

Pixel<br>Processing

## Window

Checking

Transparency ignored.
The PP field of the CONTROL I/O register selects the pixel processing operation that will be applied to the pixels as they are transferred to the destination array. The default case at reset is the pixel processing replace operation. For more information, see Section 7.7, Pixel Processing, on page 7-15.

Transparency can be enabled for this instruction by setting the $T$ bit in the CONTROL I/O register to 1 . The TMS34010 checks for 0 (transparent) pixels after it processes the source data. At reset, the default case for transparency is off.

Plane Mask The plane mask is enabled for this instruction.
Words
1
Machine
States

| Pixel Processing Operation |  |  |  |  |  |  |  | Window Violation |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PSIZE | Replace | Boolean | ADD | ADDS | SUB | SUBS | MIN/MAX | W=1 | W=2 | w=3 |
| (1,2,4,8 | $4+(3), 10$ $4+(1) 8$ | $\begin{array}{\|l\|} \hline 6+(3), 12 \\ 6+(1), 10 \end{array}$ | $6+(3), 12$ | $7+(3), 13$ | $7+(3), 13$ | $8+(3), 14$ | $7+(3), 13$ |  | - |  |
| 16 | $4+(1), 8$ | $6+(1), 10$ | $6+(1), 10$ | $7+(1), 11$ | $7+(1), 11$ | $8+(1), 12$ | $7+(1), 11$ | - | - | - |

## Status Bits

| N | Unaffected |
| :--- | :--- |
| C | Unaffected |
| Z | Unaffected |
| V | Unaffected |

Examples PIXT *A0,*A1

## Before

## After

|  | A0 | A1 | @ $>20500$ | PSIZE | PP |  | PMASK |  | 2051 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1) | $>00020500$ | >0002 0508 | >000F | > 0001 | 00000 | 0 | >0000 | >010F | xxxx |
| 1) | $>00020500$ | >0002 0508 | $>000 \mathrm{~F}$ | $>0002$ | 00000 | 0 | $>0000$ | >030F | XXXX |
| 1) | $>00020500$ | >0002 0508 | $>000 \mathrm{~F}$ | >0004 | 00000 | 0 | $>0000$ | >OFOF | xx |
| 1) | $>00020500$ | >0002 0508 | $>00 \mathrm{EF}$ | >0008 | 00000 | 0 | $>0000$ | EFEF | xxxx |
| 1) | $>00020500$ | >0002 0508 | >1234 | $>0010$ | 00000 | 0 | $>0000$ | $>3434$ | $>x x 1$ |
| 2) | $>00020500$ | >0002 0508 | $>030 \mathrm{~F}$ | >0004 | 01010 | 0 | $>0000$ | >OCOF | xxxx |
| 3) | $>00020500$ | >0002 0508 | $>010 \mathrm{E}$ | >0004 | 00001 | 0 | $>0000$ | $>000 \mathrm{E}$ | xxxx |
| 4) | $>00020500$ | >0002 0508 | >020E | >0004 | 00001 | 1 | $>0000$ | $>020 \mathrm{E}$ | xxxx |
| 5) | $>00020500$ | >0002 0508 | $>000 \mathrm{~F}$ | >0004 | 00000 | 0 | > AAAA | >050F | xxx |

Notes:

1) $S$ replaces $D$
2) ( $S \times O R D$ ) replaces $D$
3) (S AND D) $=0$, transparency is off, $D$ is replaced
4) $(S+D)=0$, transparency is on, D not replaced
5) $S$ replaces unmasked bits of $D$


Examples These PIXT examples use the following implied operand setup.

Register File B:
DPTCH (B3) $=>800$
OFFSET (B4) $=>00000000$

I/O Registers:
CONVSP $=>0014$

Assume that memory address @>20500 contains $>$ CF3F before instruction execution.

PIXT *AO.XY,A1

| Before |  |  | After |
| :---: | :---: | :---: | :---: |
| AO | PSIZE | PMASK | A1 |
| >0040 0500 | >0001 | >0000 | >0000 0001 |
| >0040 0500 | >0001 | >FFFF | $>00000000$ |
| >0040 0280 | $>0002$ | >0000 | >0000 0003 |
| >0040 0280 | >0002 | > AAAA | $>00000001$ |
| >0040 0140 | >0004 | >0000 | $>0000$ 000F |
| >0040 0140 | $>0004$ | >9999 | $>00000006$ |
| $>0040$ 00A0 | >0008 | >0000 | $>0000$ 003F |
| $>0040$ 00A0 | >0008 | >8989 | >0000 0036 |
| $>00400050$ | $>0010$ | >0000 | $>0000$ CF3F |
| >0040 0050 | $>0010$ | $>7310$ | $>0000$ 8C2F |

## Note:

The XY addresses stored in register A1 in these examples translate to the linear memory address $\mathbf{> 2 0 5 0 0}$. The pitch of the source was not changed for any of these examples.

Syntax PIXT *<Rs>.XY, *<Rd>.XY
Execution (pixel)*Rs.XY $\rightarrow$ (pixel)*Rd.XY
Encoding

Operands

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 |  |  |  |  | R |  |  |  |  |

*Rs.XY Source register indirect XY format. The source pixel is at the XY memory address contained in the specified register. The $X$ value occupies the 16 LSBs of the register and the $Y$ value occupies the 16 MSBs.
*Rd.XY Destination register indirect $X Y$ format. The destination location is the XY address contained in the specified register. The X value occupies the 16 LSBs of the register and the $Y$ value occupies the 16 MSBs .

Description PIXT transfers a pixel from the XY memory address contained in the source register to the XY memory address contained in the destination register. The source and destination registers must be in the same register file.
Implied
Operands

| B File Registers |  |  |  |
| :---: | :--- | :--- | :--- |
| Register | Name | Format | Description |
| B1 | SPTCH | Linear | Source pitch |
| B3 | DPTCH | Linear | Destination pitch |
| B4 | OFFSET | Linear | Screen origin (0,0) |
| B5 | WSTART | XY | Window starting corner |
| B6 | WEND | XY | Window ending corner |
| I/O Registers |  |  |  |
| Address | Name |  |  |
| $>$ C00000B0 | CONTROL | PP- Pixel processing operations (22 options) <br> W - Window clipping or pick operation <br> T -Transparency operation |  |
| $>$ C0000130 | CONVSP | XY-to-linear conversion (source pitch) |  |
| $>$ C0000140 | CONVDP | XY-to-linear conversion (destination pitch) |  |
| $>$ C0000150 | PSIZE | Pixel size (1,2,4,8,16) |  |
| $>$ C0000160 | PMASK | Plane mask - pixel format |  |

## Window <br> Checking

## Pixel <br> Processing

Window clipping can be selected by setting the $W$ bits in the CONTROL $1 / O$ register to 2 or 3 . Pick can be selected by setting the $W$ bits to 1 . The WSTART and WEND registers define the window in XY-coordinate space. If window clipping or pick is not selected, then the WSTART and WEND registers are ignored. The default case at reset is no window clipping. For more information, see Section 7.10, Window Checking, on page 7-25.

The PP field of the CONTROL I/O register specifies the pixel processing operation to be applied to pixels as they are transferred to the destination array. The default case at reset is the pixel processing replace operation. For more information, see Section 7.7, Pixel Processing, on page 7-15.

Transparency Transparency can be enabled for this instruction by setting the T bit in the CONTROL I/O register to 1 . The TMS34010 checks for 0 (transparent) pixels after it processes the source data. At reset, the default case for transparency is off.

Plane Mask The plane mask is enabled for this instruction.
Words $\quad 1$
Machine
States

| Pixel Processing Operation |  |  |  |  |  |  |  | Window Violation |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PSIZE | Replace | Boolean | ADD | ADDS | SUB | SUBS | MIN/MAX | W=1 | W=2 | W=3 |
| 1,2,4,8 | 7+(3),13 | 9+(3),15 | 9+(3),15 | 10+(3), 16 | 10+(3),16 | $11+(3), 17$ | $10+(3), 16$ | - | 8.11 | 6,9 |
| 16 | $7+(1), 11$ | $9+(1), 13$ | $9+(1), 13$ | $10+(1), 14$ | $10+(1), 14$ | $11+(1), 15$ | $10+(1), 14$ | - | 8,11 | 6,9 |

Status Bits
N Unaffected
C Unaffected
Z Unaffected
$\checkmark 1$ if window clipping enabled and window violation occurs, 0 if no window violation occurs. Unaffected if window clipping is not enabled.

Examples These PIXT examples use the following implied operand setup.

Register File B:
SPTCH (B1) $=>800$
DPTCH (B3) $=>800$
$\operatorname{OFFSET}(\mathrm{B} 4) \quad=>00000000$
WSTART (B5) $=>00300020$
WEND (B6) $\quad=>00500142$

## I/O Registers:

CONVSP $=>0014$
CONVDP $=>0014$

PIXT *AO.XY,*AI.XY

## Before

## A1

1) $>00400500>00400508$
2) $>00400280>00400284$
3) $>00400140>00400142$
4) $>004000 \mathrm{AO}>004000 \mathrm{~A} 1$
5) $>00400050>00400051$
6) $>00400140>00400142$
7) $>00400140>00400142$
8) $>00400140>00400142$
9) $>00400140>00400142$
10) $>00400140>00400142$
11) $>00400140>00400143$
12) $>00400140>00400143$

| @>20500 |  | PP | W T |  |  | @>205 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $>000 \mathrm{~F}$ | >0001 | 00000 | 000 | $>0000$ | $>010 \mathrm{~F}$ | xxxx |
| $>000 \mathrm{~F}$ | $>0002$ | 00000 | 000 | $>0000$ | $>030 \mathrm{~F}$ | xyxx |
| $>000 \mathrm{~F}$ | $>0004$ | 00000 | 000 | $>0000$ | >OFOF | xxxx |
| >00EF | >0008 | 00000 | 000 | $>0000$ | > EFEF | xxxx |
| $>$ CDEF | >0010 | 00000 | 000 | $>0000$ | $>$ CDEF | $>\mathrm{CDEF}$ |
| 0306 | >0004 | 01010 | 000 | $>0000$ | 0506 | xxxx |
| 0106 | $>0004$ | 00001 | 000 | $>0000$ | $>0006$ | xxxx |
| >0106 | $>0004$ | 10001 | 001 | $>0000$ | >0106 | xxxx |
| $>0006$ | $>0004$ | 00000 | 000 | $>$ AAAA | $>0406$ | xxxx |
| $>0006$ | $>0004$ | 00000 | 110 | $>0000$ | >0606 | xxx |
| $>0006$ | $>0004$ | 00000 | 110 | $>0000$ | $>0006$ | xxx |
| $>0006$ | $>000$ | 0000 | 100 | $>0000$ | $>0006$ | xxx |

XY Address in $A 0=$ Linear Address $>20500$

## Notes:

1) $S$ replaces $D$
2) ( $S$ XOR D) replaces $D$
3) (S AND D) $=0$, transparency is off, $D$ is replaced
4) $(S+D)=0$, transparency is on, $D$ not replaced
5) S replaces unmasked bits of $D$
6) Window Option $=3$, D inside window, S replaces D
7) Window Option $=3$, $D$ outside window, $D$ not replaced, $V$ bit set in status register
8) Window Option = 2, D outside window, D not replaced, WV interrupt generated, $V$ bit set in status register
Syntax POPST

Execution $\quad{ }^{*} S P+\rightarrow S T$
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

Description POPST pops the status register from the stack and increments the SP by 32 after the status register is removed from the stack.



## Status Register

Words $\quad 1$
Machine
States
8.11 (SP aligned)

10,13 (SP nonaligned)
Status Bits N Set from bit 31 of stack status.
C Set from bit 30 of stack status.
Z Set from bit 29 of stack status.
$V$ Set from bit 28 of stack status.
IE Set from bit 21 of stack status.
Examples Assume that memory contains the following values before instruction execution:

| Address | Data |
| :--- | ---: |
| $>$ OFFO 0000 | $>0010$ |
| $>$ OFFO 0010 | $>$ C000 |


| Code | Before | After |  |
| :--- | :--- | :--- | :--- |
|  | SP | ST | SP |
| POPST | $>0$ FFO 0000 | $>$ C000 0010 | $>0$ FFO 0020 |

## Syntax PUSHST

Execution $S T \rightarrow-* S P$
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

Description PUSTST pushes the status register onto the stack and then decrements the SP by 32.


## Status Register

Words $\quad 1$
Machine States

$$
\begin{aligned}
& 2+(3), 8 \text { (SP aligned) } \\
& 2+(8), 13 \text { (SP nonaligned) }
\end{aligned}
$$

Status Bits $\mathbf{N}$ Unaffected
C Unaffected
Z Unaffected
V Unaffected

| Example | Code | Before |  |  |  |  |  | After |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | SP | ST | SP |  |  |  |  |
|  | PUSHST | $>0 F F 00020$ | $>$ C000 0010 | $>0 F F 00000$ |  |  |  |  |

Memory will contain the following values after instruction execution:

$$
\begin{array}{lr}
\text { Address } & \text { Data } \\
>\text { OFF0 0010 } & >0010 \\
>0 \text { FFO 0020 } & >\text { C000 }
\end{array}
$$

| Syntax | PUTST <Rs> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | $(\mathrm{Rs}) \rightarrow \mathrm{ST}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | $\begin{array}{lll}15 & 14\end{array}$ | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 00 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | R |  |  |  |  |

Description PUTST copies the contents of the specified register into the status register.


## Status Register

Words $\quad 1$
Machine
States
3,6
Status Bits
N Set to value of bit 31 in source register
C Set to value of bit 30 in source register
$Z$ Set to value of bit 29 in source register
$V$ Set to value of bit 28 in source register
IE Set to value of bit 21 in source register

| Example | Code | Before |  | After |
| :--- | :--- | :--- | :--- | :--- |
|  |  | AO | ST | ST |
|  | PUTST AO | $>C 0000010$ | $>x x x x$ xxxx | $>C 0000010$ |

## Syntax <br> RETI

Execution $\quad$ SP $+\rightarrow$ ST
*SP+ $\rightarrow$ PC
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

Description RETI returns from an interrupt routine. It pops the status register and then the program counter from the stack. Execution then continues according to the values loaded.

The stack is located in external memory and the top is indicated by the stack pointer (SP). The stack grows in the direction of decreasing linear address. The ST and PC are popped from the stack and the SP is incremented by 32 after each register is removed from the stack.

## Note:

If the PBX status bit is set in the restored ST value, then the bit is cleared and a PIXBLT or FILL will be resumed, depending on the values stored in the B-file registers.

The CONTROL register and any B-file registers modified by an interrupt routine should be restored before RETI is executed. Otherwise, interrupted PIXBLT and FILL instructions may not resume execution correctly.

## Words

1

Machine
States

Status Bits

11,14 (aligned stack)
15,18 (nonáligned stack)
N Copy of corresponding bit in stack location
C Copy of corresponding bit in stack location
Z Copy of corresponding bit in stack location
$\checkmark$ Copy of corresponding bit in stack location
IE Copy of corresponding bit in stack location
Examples Assume that memory contains the following values before instruction execution:

| Address | Data |
| :---: | :---: |
| >0CCC 0000 | >0010 |
| >0CCC 0010 | > COOO |
| >0CCC 0020 | >FFFO |
| >0CCC 0030 | >0044 |


| Code | Before | After |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | SP | ST | PC | SP |
| RETI | $>0$ CCC 0000 | $>$ C000 0010 | $>0044$ FFFO | $>0 C C C ~ 0040$ |

Syntax RETS [ $<N>$ ]

Execution $\quad$ * $P \rightarrow P C \quad$ ( $N$ defaults to 0 )
$(S P)+32+(16 N) \rightarrow S P$
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | :--- | :--- |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |  |  | N |  |  |

Fields
N Optional stack pointer adjustment ( 0 to 31 words)
Description
RETS returns from a subroutine by popping the program counter from the stack and incrementing the stack pointer by $N+2$ words. If $N$ is specified, the stack pointer is incremented by $32+16 N$. If $N$ is not specified, the stack is incremented by 32. Execution then continues according to the PC value loaded.

Words $\quad 1$
Machine
States
7,10 (Aligned stack)
9,12 (Unaligned stack)
Status Bits
N Unaffected
C Unaffected
Z Unaffected
V Unaffected
Examples Assume that memory contains the following values before instruction execution:

| $\quad$ Address | Data |
| :--- | :--- |
| $>$ OFFO 0000 | $>$ FFFO |
| $>$ OFFO 0010 | $>0001$ |


| Code | Before |  | After |
| :--- | :--- | :--- | :--- |
|  | SP |  | PC |


Syntax RL $\langle K>,<R d>$

Execution (Rd) rotated left by $K \rightarrow R d$
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | :---: | :---: | :---: |

Operands
Description RL rotates the destination register contents by left the number of bits specified by K. This is a circular rotate so that bits shifted out the MSB are shifted into the LSB.


The left rotate count is contained in the 5 -bit $K$ field of the instruction word. The assembler will only accept absolute expressions as valid K operand values. If the value specified is greater than 31, the assembler will issue a warning and set the value of the K field equal to the five LSBs of the K operand value specified.

The rotate count of 0 can be used to clear the carry and test a register for 0 simultaneously.

Words $\quad 1$
Machine
States 1,4
Status Bits $\quad \mathbf{N}$ Unaffected
C Set to value of last bit rotated out, $O$ for rotate count of 0 .
Z 1 if result is 0,0 otherwise.
$\checkmark$ Unaffected
Examples

## Code

RL $0, A 1>0000000 \mathrm{~F}$
RL 1,A1 $>F 0000000$
RL 4,A1 >FOOO 0000
RL 5,A1 >FOOO 0000
RL $30, \mathrm{Al}>\mathrm{F} 0000000 \mathrm{x} 10 \mathrm{x}>3 \mathrm{COO} 0000$
RL 5,A1 $>00000000 \times 01 x>00000000$

After
NCZV A1
$x 00 x>0000000 F$
$x 10 x>E 0000001$
$x 10 x>0000000 F$
$x 00 x>0000001 E$

## Syntax RL <Rs>,<Rd>

Execution (Rd) rotated left by Rs $\rightarrow$ Rd
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 |  |  |  |  | R |  |  |  |  |

## Operands

Rs The five LSBs of the source register specify the left rotate count (a value from 0 to 31 ). The 27 MSBs are ignored.

Description RL rotates the destination register contents left by the number of bits specified. This is a circular rotate, so that bits shifted out of the MSB are shifted into the LSB.


Note that the you must designate Rs with a keyword or symbol which has been defined to be a register, for instance A9. Otherwise, the assembler will use the RL K, Rd instruction.

The source and destination registers must be in the same register file.
Words $\quad 1$

Machine
States 1,4

Status Bits $\quad$ N Unaffected
C Set to value of last bit rotated out, $O$ for rotate count of 0 .
Z 1 if result is 0,0 otherwise.
$\checkmark$ Unaffected

## Examples

Code
RL. AO, A1
RL AO, A1
RL. AO, A1
RL A0, A1
RL AO, A1

## Before

5 LSBs AO 00000 $00100>$ F000 0000 $00101>$ F000 0000 $11111>$ F000 0000 $x \times x \times x>00000000$

## After

## NCZV A1

$\times 00 x>0000000 F$
$\times 10 x>0000000 F$
$\times 00 x>0000001 \mathrm{E}$
$\times 00 x>78000000$
$\times 01 x>00000000$

| Syntax | SETC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution $1 \rightarrow \mathrm{C}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | $\begin{array}{ll}15 & 14\end{array}$ | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 00 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

Description SETC sets the carry bit (C) in the status register to 1 . The rest of the status register is unaffected.

This instruction is useful for returning a true/false value (in the carry bit) from a subroutine without using a general-purpose register.
Words $\quad 1$
Machine
States 1,4
$\begin{array}{lll}\text { Status Bits } & \text { N } & \text { Unaffected } \\ & \text { C } & 1 \\ & \text { Z } & \text { Unaffected } \\ & \text { V } & \text { Unaffected }\end{array}$

| Examples | Code | Before |  |  |  |  |  |  | After |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | ST | NCZV | ST | NCZV |  |  |  |  |  |  |
|  | SETC | $>00000000$ | 0000 | $>40000000$ | 0100 |  |  |  |  |  |  |
|  | SETC | $>B 0000010$ | 1011 | $>F 0000010$ | 1111 |  |  |  |  |  |  |
|  | SETC | $>4000001 F$ | 0100 | $>4000001 F$ | 0100 |  |  |  |  |  |  |

Syntax SETF $<F S>,<F E>[,<F>]$
Execution $\quad(F S, F E) \rightarrow$ ST
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | ---: | ---: | ---: | ---: | ---: | ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | F | 1 | 0 | 1 | FE |  |  | FS |  |  |

## Operands

## Description

## Words

Machine

States

Status Bits N Unaffected
1,4 for $F=0$
2,5 for $\mathrm{F}=1$

C Unaffected
Z Unaffected
V Unaffected
Examples

After ST
$>x \mathrm{xxx} \times 000$
$>x x x x \times 020$
$>x x x x \times 03 F$
$>x_{x x x} \times 010$
$>x x x x \times 000$
$>x x x x \times 800$
$>x x x x$ xFC0
$>x x x x \times 400$
Syntax SEXT <Rd>[, $<F>]$

Execution (field) Rd $\rightarrow$ (sign-extended field) Rd
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | :--- | :--- |
| 1 | 1 | 0 |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 1 | F | 1 | 0 | 0 | 0 | R |  | Rd |

Operands $\quad$ F $\quad$| Is an optional operand; it defaults to 0 |
| :--- |
| $\mathbf{0}$ selects FS0 for the field size |
| $\mathbf{1}$ selects FS1 for the field size |

Description SEXT sign extends the right-justified field contained in the destination register by copying the MSB of the field data into all the nonfield bits of the destination register. The field size for the sign extension is specified by the FS0 or FS1 bits in the status register, depending on the F bit specified.

Words $\quad 1$
Machine
States
3,6
Status Bits N 1 if the result is negative, 0 otherwise.
C Unaffected
Z 1 if the result is 0,0 otherwise.
V Unaffected
Examples

| Code |  | Before |  | After |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | FS0/1 | A0 | NCZV | A0 |
| SEXT | AO, 0 | 17/x | $>00008000$ | 0x0x | >0000 8000 |
| SEXT | A0, 0 | 16/x | $>00008000$ | 1 x 0 x | > FFFF 8000 |
| SEXT | AO, 0 | 15/x | $>00008000$ | $0 \times 1 \times$ | >0000 0000 |
| SEXT | A0, 1 | $\mathrm{x} / 17$ | $>00008000$ | $0 \times 0 x$ | $>00008000$ |
| SEXT | A0, 1 | $\mathrm{x} / 16$ | $>00008000$ | $1 \times 0 x$ | >FFFF 8000 |
| SEXT | A0, 1 | $\mathrm{x} / 15$ | $>00008000$ | $0 \times 1 \times$ | $>00000000$ |

Syntax SLA $\langle K>,<R d>$
Execution (Rd) shifted left by $K \rightarrow R d$
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 1 | 0 | 0 | 0 |  | $K$ |  | R |  | Rd |  |  |  |  |

Operands $\quad K$ is a shift value from 0 to 31 .
Description SLA shifts the destination register contents left by the number of bits specified. As shown in the diagram, zeros are shifted into the least significant bits. The last bit shifted out of the destination register is shifted into the carry bit. If either the sign bit ( N ) or any of the bits shifted out of the register differ from the original sign bit, the overflow bit $(\mathrm{V})$ is set.


The left shift count is contained in the 5 -bit $K$ field of the instruction word. The assembler accepts only absolute expressions as valid $K$ operand values. SLA executes slower than SLL because overflow detection. If the value specified is greater than 31, the assembler issues a warning and sets the value of the K field equal to the five LSBs of the K operand value specified.

## Words <br> Machine <br> States

 1
## 3,6

Status Bits N 1 if the result is negative, 0 otherwise.
C Set to the value of last bit shifted out, 0 for shift count of 0 .
Z 1 if a 0 result generated, 0 otherwise.
$\checkmark 1$ if the MSB changes during shift operation, 0 otherwise.
Examples

Code
SLA O,AI
SLA 0,A1 $>$ CCCCCCCC
SLA 1,AI >CCCCCCCC >99999998 1100
SLA 2,A1 >33333333 > CCCCCCCC 1001
SLA 2,A1 >CCCC CCCC $>333333300101$
SLA 3,A1 $>$ CCCC CCCC $>666666600001$
SLA 5,AI $\quad$ CCCCC CCCC $>999999801101$
SLA 30,A1 $>$ CCCCCCCC $>000000000111$
SLA 3I,AI $>$ CCCCCCCC $>000000000011$
SLA 31,AI $>00000000>000000000010$
Syntax $\quad$ SLA $<R s>,<R d>$

Execution
Encoding

Operands

Description SLA shifts the destination register contents left by the number of bits specified the source register. The last bit shifted out of the destination register is shifted into the carry bit. If either the sign bit ( $N$ ) or any of the bits shifted out of the register differ from the original sign bit, the overflow bit $(V)$ is set.


The left shift count is specified by the five LSBs of the source register.
Note that you must designate Rs with a keyword or symbol which has been defined to be a register, for instance A9. Otherwise, the assembler will use the SLA K, Rd instruction. SLA executes slower than SLL because the overflow detection. The source and destination registers must be in the same register file.

Words
1
Machine
States

$$
3,6
$$

Status Bits $\quad \mathbf{N} 1$ if the result is negative, 0 otherwise.
C Set to value of last bit shifted out, 0 for shift count of 0 .
Z 1 if the result is 0,0 otherwise.
$\checkmark 1$ if the MSB changes during shift operation, 0 otherwise.
Examples

Before $\begin{array}{cc}5 \text { LSBs AO } & \text { A1 } \\ 00000 & >3333 \text { 3333 } \\ 00000 & >\text { CCCC CCCC } \\ 00001 & >\text { CCCC CCCC } \\ 00010 & >33333333 \\ 00010 & >\text { CCCC CCCC } \\ 00011 & >\text { CCCC CCCC } \\ 00101 & >\text { CCCC CCCC } \\ 11110 & >\text { CCCC CCCC } \\ 11111 & >\text { CCCC CCCC } \\ 11111 & >00000000\end{array}$
$\begin{array}{lllll}\text { SLA AO,A1 } & 11110 & >C C C C C C C C & >00000000 & 0111 \\ \text { SLA AO,A1 } & 11111 & >C C C C \text { CCCC } & >00000000 & 0011\end{array}$
$\begin{array}{lllll}\text { SLA AO,A1 } & 11110 & >C C C C C C C C & >00000000 & 0111 \\ \text { SLA AO,A1 } & 11111 & >C C C C \text { CCCC } & >00000000 & 0011\end{array}$

After

## A1

>3333 3333
$>$ CCCC CCC
$>\operatorname{CCCC}$ CCCC 1000
>9999 99981100
> CCCC CCCC 1001
>3333 33300101
>6666 66600001
>9999 $9980 \quad 1101$
$>00000000 \quad 0010$
NCZV
0000

1001
1101

Syntax $\quad$ SLL $<K>,<R d>$
Execution (Rd) shifted left by $K \rightarrow$ Rd
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 0 | 1 |  | K |  | R |  |  |  |  |  |  |

Operands

## Description

$K$ is a shift value from 0 to 31 .
SLL shifts the destination register contents left by the number of bits specified. The last bit shifted out of the destination register is shifted into the carry bit. Zeros are shifted into the least significant bits. This instruction differs from the SLA instruction only in its effect on the overflow (V) bit.


The left shift count is contained in the 5 -bit $K$ field of the instruction word. The assembler will only accept absolute expressions as valid $K$ operand values. If the value specified is greater than 31, the assembler will issue a warning and set the value of the $K$ field equal to the five LSBs of the $K$ operand value specified.

Words $\quad 1$
Machine
States 1,4
Status Bits N Unaffected
C 1 to the value of last bit shifted out, 0 for shift count of 0 .
Z 1 if the result is 0,0 otherwise.
$\checkmark$ Unaffected
Examples

Code

SLI 0,A1 >0000 0000
SIL 0,A1 >88888888 >88888888 x00x
SLI 1,A1 >88888888 >11111110 x10x
SIL 4,A1 >88888888 >88888880 x00x
SII 30,A1 >FFFFFFFC >00000000 x11x
SII 31,AI $\quad$ FFFFFFFFC $>00000000 \mathrm{x} 01 \mathrm{x}$

Syntax SLL <Rs>,<Rd>
Execution (Rd) shifted left by (Rs) $\rightarrow R d$
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | :--- |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 |  | Rs | R | 0 | Rd |  |  |  |

Description SLL shifts the destination register contents left by the number of bits specified in the source register. The last bit shifted out of the destination register is shifted into the carry bit. Zeros are shifted into the least significant bits. The left shift count is specified by the five LSBs of the source register. This instruction differs from the SLA instruction only in its effect on the overflow (V) bit.


Note that you must designate Rs with a keyword or symbol which has been defined to be a register, for instance A9. Otherwise, the assembler will use the SLA $K$, Rd instruction.

The source and destination registers must be in the same register file.
Words $\quad 1$
Machine
States 1,4
Status Bits $\mathbf{N}$ Unaffected
C Set to the value of last bit shifted out, 0 for shift value of 0 .
Z 1 if the result is 0,0 otherwise.
$\checkmark$ Unaffected
Examples

Code

SLL AO,A1
SLL AO,A1
SLL AO,A1
SLL AO,A1.
SLL AO,AI
SLL AO,A1

Before
5 LSBs A0

A1
$>00000000>00000000$
$>88888888$
$>88888888 \quad>11111110$
$>88888888 \quad>88888880$
$>$ FFFF FFFC $>00000000$
$>$ FFFF FFFC $>00000000$

NCZV
x01x
x00x
$x 10 x$
$\times 00 x$
x 11 x
x01x

Syntax SRA $\langle K>,<R d>$
Execution (Rd) shifted right by $K \rightarrow R d$
Encoding

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | ---: | ---: | ---: | ---: | ---: | ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 1 | 0 | 2s Complement of $K$ | R |  | Rd |  |  |  |  |  |  |

Operands
Description
$K$ is a shift count from 0 to 31 .
SRA shifts the destination register contents right by the number of bits specified. The last bit shifted out of the destination register is shifted into the carry bit. The sign bit (MSB) is extended into the most significant bits.


The 5 -bit K field of the instruction opcode contains the 2's complement of the right shift count specified by the $K$ operand. The assembler will only accept absolute expressions for the shift operand value. If the value specified is greater than 31 , the assembler will issue a warning and set the value of the K field of the instruction opcode equal to the $2^{\prime}$ s complement of the five LSBs of the specified operand value.

Words $\quad 1$
Machine
States 1,4
Status Bits N 1 if the result is negative, 0 otherwise.
C Set to the value of last bit shifted out, 0 for shift count of 0 .
Z 1 if the result is 0,0 otherwise.
V Unaffected
Examples Code
Before
After

|  |  | A1 | A1 | NCZV |
| :---: | :---: | :---: | :---: | :---: |
| SRA | 0, A1 | >0000 0000 | >0000 0000 | 001 x |
| SRA | 0,A1 | > FFFF 0000 | >FFFF 0000 | 100x |
| SRA | 8, A1 | $>7 F F F 0000$ | >007F FFO0 | 000x |
| SRA | 8, A1 | >FFFF 0000 | > FFFF FFOO | 100x |
| SRA | 30,A1 | >7FFF 0000 | >0000 0001 | 010x |
| SRA | 31, A1 | $>7 F F F 0000$ | $>00000000$ | 011 x |
| SRA | 31,A1 | >FFFF 0000 | >FFFF FFFF | $110 x$ |

Syntax SRA <Rs>,<Rd>
Execution (Rd) shifted right by $-(\mathrm{Rs}) \rightarrow \mathrm{Rd}$
Encoding

Operands
Rs The 2's complement of the source register's five LSBs specify a shift count from 0-31 bits. The 27 MSBs are ignored.

Description SRA shifts the destination register contents right by the number of bits specified in the source register. The last bit shifted out of the destination register is shifted into the carry bit. The sign bit (MSB) is extended into the most significant bits.


## Note:

The five LSBs of the source register contain the 2 's complement of the right shift count.

You must specify Rs with a keyword or a symbol which has been defined to be a register, for instance A9. Otherwise, the assembler will use the SRA $\mathrm{K}, \mathrm{Rd}$ instruction. The source and destination registers must be in the same register file.
Words $\quad 1$
Machine
States 1,4
Status Bits N 1 if the result is negative, 0 otherwise.
C Set to the value of last bit shifted out, 0 for shift count of 0 .
Z 1 if the result is 0,0 otherwise.
$\checkmark$ Unaffected

| Examples | Code | Before |  | After |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 5 LSBs A0 | A1 | A1 | NCZV |
|  | SRA AO, A1 | 00000 | $>00000000$ | >0000 0000 | 001 x |
|  | SRA AO, A1 | 00000 | >FFFF 0000 | >FFFF 0000 | 100x |
|  | SRA A0, A1 | 11111 | > 7FFF 0000 | >3FFF 8000 | 000x |
|  | SRA A0, A1 | 11111 | >FFFF 0000 | > FFFF 8000 | 100x |
|  | SRA A0, A1 | 11000 | > 7FFF 0000 | $>007 \mathrm{~F}$ FF00 | 000x |
|  | SRA AO, Al | 11000 | >FFFF 0000 | >FFFF FFOO | 100x |
|  | SRA AO, A1 | 00010 | >7FFF 0000 | $>00000001$ | 010x |
|  | SRA AO, A1 | 00001 | $>7 F F F 0000$ | >0000 0000 | $011 \times$ |
|  | SRA AO, A1 | 00001 | >FFFF 0000 | >FFFF FFFF | 110x |

Syntax SRL $<K>,<R d>$

Execution
Encoding
(Rd) shifted right by $\mathrm{K} \rightarrow \mathrm{Rd}$

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | ---: | ---: | ---: | ---: | ---: | ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 1 | 1 | 2s Complement of $K$ | $R$ |  | 0 |  |  |  |  |  |

Operands
Description
$K$ is a shift value from 0 to 31 .
SRL shifts the destination register contents right by the number of bits
specified. The last bit shifted out of the destination register is shifted into the carry bit. Zeros are shifted into the most significant bits.


The 5 -bit $K$ field of the instruction opcode contains the 2's complement of the right shift count specified by the $K$ operand. The assembler accepts only absolute expressions for the shift operand value. If the specified value is greater than 31, the assembler issues a warning and set the value of the $K$ field of the instruction opcode equal to the 2's complement of the five LSBs of the specified operand value.

Words $\quad 1$
Machine
States
1.4

Status Bits $\quad \mathbf{N}$ Unaffected
C Set to the value of last bit shifted out, $O$ for shift count of 0 .
Z 1 if the result is 0,0 otherwise.
V Unaffected
Examples

| Code |  | Before | After |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | A1 | A1 | NCZV |
| SRL | 0, A1 | $>00000000$ | $>00000000$ | $\times 01 \mathrm{x}$ |
| SRL | 0, A1 | >7FFF FFFF | $>7 \mathrm{FFF}$ FFFF | $\times 00 x$ |
| SRL | 1,A1 | >7FFF FFFF | >3FFF FFFF | $\times 10 \mathrm{x}$ |
| SRL | 8, A1 | >7FFF 0000 | $>007 \mathrm{~F}$ FF00 | $x 00 x$ |
| SRL | 30,A1 | >7FFF 0000 | >0000 0001 | x 10 x |
| SRL | 31,A1 | > 7FFF 0000 | $>00000000$ | x11x |
| SRL | 31, A1 | >3FFF 0000 | $>00000000$ | x01 |

Syntax SRL $<R s>,<R d>$
Execution (Rd) shifted right by $-(\mathrm{Rs}) \rightarrow \mathrm{Rd}$
Encoding

Operands

Description SRL shifts the destination register contents right by the number of bits specified. The last bit shifted out of the destination register is shifted into the carry bit. Zeros are shifted into the most significant bits.


Note: The five LSBs of the source register contain the 2's complement of the right shift count.

You must specify Rs with a keyword or symbol which has been defined to be a register, for instance A9. Otherwise, the assembler will use the SRL K,Rd instruction. The source and destination registers must be in the same register file.

## Words

## Machine

States 1,4

Status Bits N Unaffected
C Set to the value of last bit shifted out, $O$ for shift count of 0 .
Z 1 if the result is 0,0 otherwise.
V Unaffected

| Examples | Code | Before |  | After |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 5 LSBs A0 | A1 | A1 | nczv |
|  | SRL AO,A1 | 00000 | $>00000000$ | >0000 0000 | x01x |
|  | SRL AO,A1 | 00000 | $>7$ FFF FFFF | >7FFF FFFF | x 00 x |
|  | SRL A0,A1 | 11111 | $>7$ FFF FFFF | >3FFF FFFF | x 10 x |
|  | SRL AO,A1 | 11000 | $>7 F F F 0000$ | >007F FF00 | $\times 00 \mathrm{x}$ |
|  | SRL AO,A1 | 00010 | $>7$ FFF 0000 | >0000 0001 | x 10 x |
|  | SRL AO,A1 | 00001 | $>7$ FFF 0000 | $>00000000$ | x 11 x |
|  | SRL AO,A1 | 00001 | >3FFF 0000 | $>00000000$ | $x 01 \times$ |




Syntax SUBI $</ W>,<R d>[, W]$

Execution
Encoding

Operands
Description
(Rd) - IW $\rightarrow$ Rd

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | R |  |  |  |  |
| ~IW |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

IW is a signed 16 -bit immediate value.
SUBI subtracts the sign-extended, 16 -bit immediate value from the contents of the destination register; the result is stored in the destination register.

The assembler will use the short form if the immediate value has been previously defined and is in the range $-32,768 \leq \mathrm{IW} \leq 32,767$. You can force the assembler to use the short form by by following the register specification with , W:

> SUBI IW,Rd,W

The assembler will truncate any upper bits and issue an appropriate warning message. Multiple-precision arithmetic can be accomplished by using this instruction in conjunction with the SUBB instruction.
Words 2

Machine
States
2,8
Status Bits $\quad \mathbf{N} 1$ if the result is negative, 0 otherwise.
C 1 if a borrow is generated, 0 otherwise.
Z 1 if the result is $0, O$ otherwise.
V 1 if there is an overflow, $O$ otherwise.

| Examples | Code |  | Before | After |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | SUBI | 32765 , A0 | $\begin{gathered} \mathrm{A0} \\ > \end{gathered} 0000 \mathrm{7FFE}$ | $\begin{gathered} \text { AO } \\ >00000001 \end{gathered}$ | NCZV 0000 |
|  | SUBI | 32766, A0 | $>0000$ 7FFE | $>00000000$ | 0010 |
|  | SUBI | 32767, A0 | >0000 7FFE | >FFFF FFFF | 1100 |
|  | SUBI | 32766, A0 | $>8000$ 7FFE | > 80000000 | 1000 |
|  | SUBI | 32767,A0 | >8000 7FFE | >7FFF FFFF | 0001 |
|  | SUBI | -32766, A0 | > FFFF 8001 | >FFFF FFFF | 1100 |
|  | SUBI | -32767,A0 | >FFFF 8001 | $>00000000$ | 0010 |
|  | SUBI | -32768, A0 | > FFFF 8001 | >0000 0001 | 0000 |
|  | SUBI | -32767,A0 | >7FFF 8000 | > 7FFF FFFF | 0100 |
|  | SUBI | -32768, A0 | >7FFF 8000 | >8000 0000 | 1101 |


| Syntax | SUBI $</ L>,<R d>[, \mathrm{L}]$ |
| :--- | :--- |
| Execution | $(\mathrm{Rd})-\mathrm{IL} \rightarrow \mathrm{Rd}$ |

Encoding


Operands

## Description

IL is a signed 32 -bit immediate value.
SUBI subtracts the signed 32 -bit immediate value from the contents of the destination register; the result is stored in the destination register. The assembler will use this opcode if it cannot use the SUBI IW, Rd opcode, or if the long opcode is forced by following the register specification with ,L:

SUBI IL,Ra,L
Multiple-precision arithmetic can be accomplished by using this instruction in conjunction with the SUBB instruction.

| Words | 3 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Machine |  |  |  |  |  |
| States | 3,12 |  |  |  |  |
| Status Bits | N 1 if the result is negative, 0 otherwise. <br> C 1 if there is a borrow, 0 otherwise. <br> Z 1 if the result is 0,0 otherwise. <br> V 1 if there is an overflow, 0 otherwise. |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| Examples | Code |  | Before | After |  |
|  |  |  | A0 | AO | nCzV |
|  | SUBI | 2147483647, AO | >7FFF FFFF | $>00000000$ | 0010 |
|  | SUBI | 32768, A0 | >0000 8001 | $>00000001$ | 0000 |
|  | SUBI | 32769,A0 | >0000 8001 | $>00000000$ | 0010 |
|  | SUBI | 32770, A0 | $>00008001$ | $>$ FFFF FFFF | 1100 |
|  | SUBI | 32768, A0 | >8000 8000 | >8000 0000 | 1000 |
|  | SUBI | 32769,A0 | $>80008000$ | > 7FFF FFFF | 0001 |
|  | SUBI | -2147483648, A0 | >8000 0000 | $>00000000$ | 0010 |
|  | SUBI | -32769, AO | >FFFF 7FFE | $>$ FFFF FFFF | 1100 |
|  | SUBI | -32770, AO | >FFFF 7FFE | >0000 0000 | 0010 |
|  | SUBI | -32771, A0 | >FFFF 7FFE | $>00000001$ | 0000 |
|  | SUBI | -32770, A0 | $>7 F F F 7$ FFD | $>7 F F F$ FFFF | 0100 |
|  | SUBI | -32771, A0 | >7FFF 7FFD | >8000 0000 | 1101 |


| Syntax | SUBK <K>, <Rd> |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | $(\mathrm{Rd})-\mathrm{K} \rightarrow \mathrm{Rd}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | $\begin{array}{ccccc}15 & 14 & 13 & 12\end{array}$ | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  | 0 |
|  | 0 0 0 | 0 |  |  |  | K |  |  | R |  |  |  |  |
| Operands | K is a constant from 1 to 32. |  |  |  |  |  |  |  |  |  |  |  |  |
| Description | SUBK subtracts the 5 -bit constant from the contents of the destination register; the result is stored in the destination register. The constant is treated as an unsigned number in the range 1-32, where $K=0$ in the opcode corresponds to the value 32. The assembler converts the value 32 to 0 . The assembler issues an error if you try to subtract 0 from a register. Multi-ple-precision arithmetic can be accomplished by using this instruction in conjunction with the SUBB instruction. |  |  |  |  |  |  |  |  |  |  |  |  |
| Words | 1 |  |  |  |  |  |  |  |  |  |  |  |  |
| Machine States | 1,4 |  |  |  |  |  |  |  |  |  |  |  |  |
| Status Bits | N 1 if the result is negative, 0 otherwise. <br> C 1 if there is a borrow, 0 otherwise. <br> Z 1 if the result is 0,0 otherwise. <br> V 1 if there is an overflow, 0 otherwise. |  |  |  |  |  |  |  |  |  |  |  |  |
| Examples | Code | Before |  |  | After |  |  |  |  |  |  |  |  |
|  | SUBK 5,A0 | A0 |  |  |  | A0 NCVZ |  |  |  |  |  |  |  |
|  | SUBK 9,A0 | $>00000009$ |  |  | >0000 00000010 |  |  |  |  |  |  |  |  |
|  | SUBK 32,AO | $>00000009$ |  |  | >FFFF FFE9 1100 |  |  |  |  |  |  |  |  |
|  | SUBK 1,AO | >8000 0000 |  |  | >7FFF FFFF 0001 |  |  |  |  |  |  |  |  |


| Syntax | SUBXY <Rs $>,<R d>$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | $\begin{aligned} & (\operatorname{RdX})-(\operatorname{Rs} X) \rightarrow R d X \\ & (R d Y)-(R s Y) \rightarrow R d Y \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 1 | 1 | 1 | 0 | 0 | 0 | 1 |  | Rs |  |  | R |  | Rd |  |  |

Description SUBXY subtracts the source $X$ and $Y$ values individually from the destination $X$ and $Y$ values; the result is stored in the destination register.

This instruction can be used for manipulating XY addresses and is particularly useful for incremental figure drawing. These addresses are stored as XY pairs in the register file.

The source and destination registers must be in the same register file.

| Words | 1 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Machine |  |  |  |  |  |
| States | 1,4 |  |  |  |  |
| Status Bits | N 1 if source $X$ field $=$ destination $X$ field, $O$ otherwise. <br> C 1 if source $Y$ field $>$ destination $Y$ field, $O$ otherwise. <br> $\mathbf{Z} 1$ if source $Y$ field $=$ destination $Y$ field, $O$ otherwise. <br> $\checkmark 1$ if source $X$ field $>$ destination $X$ field, $O$ otherwise. |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| Examples | Code | Before | After |  |  |
|  |  | A0 | A1 | AO | NCZV |
|  | SUBXY A1, A0 | >0009 0009 | >0001 0001 | >0008 0008 | 0000 |
|  | SUBXY Al, AO | >0009 0009 | >0009 0001 | $>00000008$ | 0010 |
|  | SUBXY AI, AO | >0009 0009 | >0001 0009 | $>00080000$ | 1000 |
|  | SUBXY Al, AO | $>00090009$ | >0009 0009 | $>00000000$ | 1010 |
|  | SUBXY AI, A0 | $>00090009$ | $>00000010$ | $>0009 \mathrm{FFF9}$ | 0001 |
|  | SUBXY Al, AO | >0009 0009 | $>00090010$ | $>0000$ FFF9 | 0011 |
|  | SUBXY Al, AO | >0009 0009 | $>00100000$ | >FFF9 0009 | 0100 |
|  | SUBXY Al, A0 | >0009 0009 | $>00100009$ | $>$ FFF9 0000 | 1100 |
|  | SUBXY Al,AO | >0009 0009 | $>00100010$ | >FFF9 FFF9 | 0101 |

Syntax TRAP <N>

Execution

Encoding

## Operands

Description
(PC) $\rightarrow-{ }^{\circ} \mathrm{SP}$
$(\mathrm{ST}) \rightarrow-{ }^{*} \mathrm{SP}$
Trap Vector (N) $\rightarrow$ PC

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | :--- |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |  |  | N |  |  |

$\mathbf{N}$ is a trap number from 0 to 31.
TRAP executes a software interrupt. The return address (the address of next instruction) and then the status register are pushed onto the stack. The IE (interrupt enable) bit in ST is set to 0, disabling maskable interrupts, and ST is set to $>00000010$. Finally, the trap vector is loaded into the PC. The TMS34010 generates the trap vector addresses as shown below:


The stack is located in external memory and the top is indicated by the stack pointer (SP). The stack grows in the direction of decreasing linear address. The PC and ST are pushed on the stack MSW first, and the SP is predecremented before each word is loaded onto the stack.

## Notes:

1. The level 0 trap differs from all other traps; it does not save the old status register or program counter. This may be useful in cases where the stack pointer is corrupted or uninitialized; such a situation could cause an erroneous write.
2. The NMI bit does not affect the operation of TRAP 8.

Words $\quad 1$

## Machine

States
16,19 (SP aligned)
30,33 (SP nonaligned)
Status Bits $\mathrm{N} \quad 0$
C 0
Z 0
V 0

## Examples

| Code |  | Bufore <br> PC | SP | PC | $\frac{\text { After }}{\mathbf{S P}}$ | ST |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRAP | 0 | $>_{\text {xxxx }}{ }^{\text {xxxx }}$ | $>80000000$ | @ FFFFF FFEO | >8000 0000 | >0000 0010 |
| TRAP | 1 | $>\mathrm{xxxx} \times \mathrm{xxx}$ | $>80000000$ | @ FFFF FFCO | >7FFF FFCO | >0000 0010 |
|  |  |  |  |  |  |  |
| TRAP | 30 |  | $>80000000$ | @FFFF FC20 | 7FFF FFCO | $>00000010$ |
| TRAP | 31 | xxxx xxx | $>80000000$ | @FFFF FCOO | $>7 \mathrm{FFF}$ FFC0 | > 00000010 |


| Syntax | XOR <Rs>, <Rd> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | $(\mathrm{Rs}) \mathrm{XOR}(\mathrm{Rd}) \rightarrow \mathrm{Rd}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Encoding | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 0 | 1 | 0 | 1 | 0 | 1 | 1 |  |  |  |  | R |  |  |  |  |

Description XOR bitwise-exclusive-ORs the contents of the source register with the contents of the destination register; the result is stored in the destination register.

You can use this instruction to clear registers (for example, XOR BO,B0); the CLR instruction also supports this function.

The source and destination registers must be in the same register file.
Words $\quad 1$
Machine
States $\quad 1,4$
$\begin{array}{lll}\text { Status Bits } & \mathbf{N} & \text { Unaffected } \\ & \mathbf{C} & \text { Unaffected } \\ \mathbf{Z} & 1 \text { if the result is } 0,0 \text { otherwise. } \\ & \mathbf{V} & \text { Unaffected }\end{array}$
Examples

## Code

|  | A0 |
| :--- | :--- |
| XOR AO, A1 | $>F F F F$ FFFF |
| XOR A0, A1 | $>F F F F$ FFFF |
| XOR A0, A1 | $>F F F F F F F F$ |

A1
$>00000000$
$>$ AAAA AAAA
$>$ FFFF FFFF

NCZV
$x \times 0 \mathrm{x} \quad>$ FFFF FFFF $x \times 0 x>55555555$ $x \times 1 x>00000000$

| Syntax | XORI </L>, <Rd> |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | IL XOR (Rd) $\rightarrow$ Rd |  |  |  |  |  |  |  |  |  |  |
| Encoding | $\begin{array}{llllll}15 & 14 & 13 & 12 & 11 & 10\end{array}$ | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
|  | 0000001 | 0 | 1 | 1 | 1 | 1 | 0 | R |  |  |  |
|  |  |  |  | IL | W |  |  |  |  |  |  |
|  |  |  |  | L (M | SW |  |  |  |  |  |  |
| Operands | IL. is a 32 -bit immediate value. |  |  |  |  |  |  |  |  |  |  |
| Description | XORI bitwise exclusive ORs the 32-bit immediate data with the con of the destination register; the result is stored in the destination registe |  |  |  |  |  |  |  |  |  |  |
| Words | 3 |  |  |  |  |  |  |  |  |  |  |
| Machine States | 3,12 |  |  |  |  |  |  |  |  |  |  |
| Status Bits | N Unaffected <br> C Unaffected <br> Z 1 if the result is 0,0 otherwise. <br> V Unaffected |  |  |  |  |  |  |  |  |  |  |
| Examples | Code |  | Before |  |  |  | After |  |  |  |  |
|  | XORI >FFFFFFFF,A0 |  | A $>$ | $00000$ |  |  | NC2 |  | A0 $>$ | F |  |
|  | XORI >FFFFFFFF, A0 |  |  | AAA |  |  | $x \times 0$ |  | >55 | 5 |  |
|  | XORI >FFFFFFFF,AO |  |  | FF F |  |  | x $\times 1$ |  | $>00$ | 0 |  |
|  | XORI >00000000, A0 |  |  | 000 |  |  | $\times \times$ |  | $>00$ | 0 |  |
|  | XORI >00000000,A0 |  |  | FF F |  |  | xx |  | $>\mathrm{FF}$ | F |  |




[^0]:    $\pi$ See Section 13.2, MOVE and MOVB Instructions Timing

[^1]:    \% See Section 13.2, MOVE and MOVB Instructions Timing

[^2]:    $\dagger$ See instruction
    $\ddagger$ If $F=1$, add 1 to cycle time
    $\Delta$ Rd even/Rd odd

[^3]:    $\dagger$ These registers are changed by instruction execution

[^4]:    $\dagger$ These registers are changed by PIXBLT execution.
    $\ddagger$ Used for common rectangle function with window hit operation ( $\mathrm{W}=1$ ).

[^5]:    $\dagger$ These registers are changed by PIXBLT execution.
    $\ddagger$ Used for common rectangle function with window pick.

[^6]:    $\dagger$ These registers are changed by PIXBLT execution.

[^7]:    $\dagger$ These registers are changed by PIXBLT execution.
    $\ddagger$ Used for common rectangle function with window pick.

